Changes

Jump to navigation Jump to search
69 bytes added ,  08:36, 30 November 2017
no edit summary
Line 1: Line 1: −
This is the 0x200-byte TLS (thread local storage). It's base address is loaded via ARM threadid register tpidrro_el0. TLS for multiple threads are stored in the same page, with the first TLS normally(?) located at page+0x200.
+
This is the 0x200-byte TLS (thread local storage). It's base address is loaded via ARM threadid register tpidrro_el0. TLS for multiple threads are stored in the same page, with the first TLS normally located at page+0x200, because the first TLS spot is reserved for usermode exception handling.
    
= Structure =
 
= Structure =

Navigation menu