Changes

2,108 bytes added ,  16:01, 21 October 2017
Line 218: Line 218:     
= Secure Monitor =
 
= Secure Monitor =
 +
 +
== [[1.0.0]] ==
 +
 +
{| class="wikitable" border="1"
 +
|-
 +
! Vmem
 +
! Physmem
 +
! Size
 +
! Descriptor ORR-value
 +
! Permissions
 +
! Description
 +
|-
 +
| 0x1F0000000
 +
| 0x50041000
 +
| 0x1000
 +
| 0x40000000000324
 +
|
 +
| ARM Interrupt Distributor
 +
|-
 +
| 0x1F0002000
 +
| 0x50042000
 +
| 0x1000
 +
| 0x40000000000324
 +
|
 +
| Interrupt Controller Physical CPU Interface
 +
|-
 +
| 0x1F0005000
 +
| 0x70006000
 +
| 0x1000
 +
| 0x40000000000324
 +
|
 +
| UART-A
 +
|-
 +
| 0x1F0007000
 +
| 0x60006000
 +
| 0x1000
 +
| 0x40000000000324
 +
|
 +
| Clock and Reset
 +
|-
 +
| 0x1F0009000
 +
| 0x7000E000
 +
| 0x1000
 +
| 0x40000000000304
 +
|
 +
| RTC
 +
|-
 +
| 0x1F000B000
 +
| 0x60005000
 +
| 0x1000
 +
| 0x40000000000304
 +
|
 +
| TMR
 +
|-
 +
| 0x1F000D000
 +
| 0x6000C000
 +
| 0x1000
 +
| 0x40000000000304
 +
|
 +
| System Registers
 +
|-
 +
| 0x1F000F000
 +
| 0x70012000
 +
| 0x2000
 +
| 0x40000000000304
 +
|
 +
| SE
 +
|-
 +
| 0x1F0012000
 +
| 0x700F0000
 +
| 0x1000
 +
| 0x40000000000304
 +
|
 +
| SYSCTR0
 +
|-
 +
| 0x1F0014000
 +
| 0x70019000
 +
| 0x1000
 +
| 0x40000000000304
 +
|
 +
| MC
 +
|-
 +
| 0x1F0016000
 +
| 0x7000F000
 +
| 0x1000
 +
| 0x40000000000304
 +
|
 +
| FUSE
 +
|-
 +
| 0x1F0018000
 +
| 0x70000000
 +
| 0x4000
 +
| 0x40000000000304
 +
|
 +
| MISC
 +
|-
 +
| 0x1F001D000
 +
| 0x60007000
 +
| 0x1000
 +
| 0x40000000000304
 +
|
 +
| Flow controller
 +
|-
 +
| 0x1F001F000
 +
| 0x40002000
 +
| 0x1000
 +
| 0x40000000000304
 +
|
 +
| IRAM
 +
|-
 +
| 0x1F0021000
 +
| 0x7000D000
 +
| 0x1000
 +
| 0x40000000000304
 +
|
 +
| I2C-5
 +
|-
 +
| 0x1F0023000
 +
| 0x6000D000
 +
| 0x1000
 +
| 0x40000000000304
 +
|
 +
| GPIO-1
 +
|-
 +
| 0x1F0025000
 +
| 0x7000C000
 +
| 0x1000
 +
| 0x40000000000304
 +
|
 +
| I2C
 +
|-
 +
| 0x1F0180000
 +
| 0x40020000
 +
| 0x10000
 +
| 0x40000000000324
 +
|
 +
| IRAM
 +
|-
 +
| 0x1F01A0000
 +
| 0x7C010000
 +
| 0x10000
 +
| 0x40000000000384
 +
|
 +
| TZRAM
 +
|-
 +
| 0x1F01C3000
 +
| 0x80010000
 +
| 0x10000
 +
| 0x40000000000324
 +
|
 +
| EMEM
 +
|-
 +
| 0x1F01C2000
 +
| 0x8000F000
 +
| 0x1000
 +
| 0x40000000000324
 +
|
 +
| EMEM
 +
|-
 +
| 0x1F01E0000
 +
| 0x7C013000
 +
| 0xB000
 +
| 0x304
 +
|
 +
| TZRAM
 +
|-
 +
| 0x1F01F0000
 +
| 0x7C01E000
 +
| 0x2000
 +
| 0x304
 +
|
 +
| TZRAM
 +
|-
 +
| 0x1F01F6000
 +
| 0x7C01E000
 +
| 0x1000
 +
| 0x40000000000304
 +
|
 +
| TZRAM
 +
|-
 +
| 0x1F01F8000
 +
| 0x7C01F000
 +
| 0x1000
 +
| 0x40000000000304
 +
|
 +
| TZRAM
 +
|-
 +
| 0x1F01FA000
 +
| 0x7C010000
 +
| 0x1000
 +
| 0x304
 +
|
 +
| TZRAM
 +
|-
 +
| 0x1F01FC000
 +
| 0x7C011000
 +
| 0x1000
 +
| 0x40000000000304
 +
|
 +
| TZRAM
 +
|-
 +
| 0x1F01FE000
 +
| 0x7C012000
 +
| 0x1000
 +
| 0x40000000000304
 +
|
 +
| TZRAM
 +
|}
    
== [[2.0.0]] ==
 
== [[2.0.0]] ==