2,956
edits
Changes
Jump to navigation
Jump to search
Line 21:
Line 21: − + + + Line 41:
Line 43: − + Line 59:
Line 61: + + + Line 76:
Line 81: + + Line 182:
Line 189: + + +
→Command Structure
! Bits || Description
! Bits || Description
|-
|-
| 2-12 || Method address
| 0-11 || Method address
|-
| 12 || Reserved
|-
|-
| 13-15 || Method subchannel
| 13-15 || Method subchannel
| 1 || [[#INC_METHOD|INC_METHOD]]
| 1 || [[#INC_METHOD|INC_METHOD]]
|-
|-
| 2 || Reserved
| 2 || [[#GRP2_USE_TERT|GRP2_USE_TERT]]
|-
|-
| 3 || [[#NON_INC_METHOD|NON_INC_METHOD]]
| 3 || [[#NON_INC_METHOD|NON_INC_METHOD]]
==== INC_METHOD ====
==== INC_METHOD ====
Tells PFIFO to read as much arguments as specified by '''method count''', while automatically incrementing the '''method address''' value. This means that each argument will be written to a different method location.
Tells PFIFO to read as much arguments as specified by '''method count''', while automatically incrementing the '''method address''' value. This means that each argument will be written to a different method location.
==== GRP2_USE_TERT ====
Tells PFIFO to read [[#Tertiary opcode|tertiary opcode]] from bits 16-17 of the command word.
==== NON_INC_METHOD ====
==== NON_INC_METHOD ====
|-
|-
! Mode || Description
! Mode || Description
|-
| 0 || GRP0_INC_METHOD or GRP2_NON_INC_METHOD
|-
|-
| 1 || GRP0_SET_SUB_DEV_MASK
| 1 || GRP0_SET_SUB_DEV_MASK
| 7 || FLOAT
| 7 || FLOAT
|}
|}
= Shaders =
See [[GPU_Shaders|GPU Shaders]].
= References =
= References =