TSEC: Difference between revisions
No edit summary |
No edit summary |
||
Line 711: | Line 711: | ||
| 0x04 | | 0x04 | ||
|- | |- | ||
| [[# | | [[#TSEC_TFBIF_MMU_PROT|TSEC_TFBIF_MMU_PROT]] | ||
| 0x54501640 | | 0x54501640 | ||
| 0x04 | | 0x04 | ||
Line 719: | Line 719: | ||
| 0x04 | | 0x04 | ||
|- | |- | ||
| [[# | | [[#TSEC_TFBIF_MMU_TRANSCFG|TSEC_TFBIF_MMU_TRANSCFG]] | ||
| 0x54501648 | | 0x54501648 | ||
| 0x04 | | 0x04 | ||
|- | |- | ||
| TSEC_TFBIF_ACTMON_MAMASK | | [[#TSEC_TFBIF_ACTMON_MAMASK|TSEC_TFBIF_ACTMON_MAMASK]] | ||
| 0x5450164C | | 0x5450164C | ||
| 0x04 | | 0x04 | ||
|- | |- | ||
| TSEC_TFBIF_ACTMON_BORPS | | [[#TSEC_TFBIF_ACTMON_BORPS|TSEC_TFBIF_ACTMON_BORPS]] | ||
| 0x54501650 | | 0x54501650 | ||
| 0x04 | | 0x04 | ||
|- | |- | ||
| TSEC_TFBIF_ACTMON_CTL | | [[#TSEC_TFBIF_ACTMON_CTL|TSEC_TFBIF_ACTMON_CTL]] | ||
| 0x54501654 | | 0x54501654 | ||
| 0x04 | | 0x04 | ||
Line 2,231: | Line 2,231: | ||
|} | |} | ||
=== | === TSEC_TFBIF_MMU_PROT === | ||
{| class="wikitable" border="1" | {| class="wikitable" border="1" | ||
! Bits | ! Bits | ||
Line 2,243: | Line 2,243: | ||
|} | |} | ||
Controls accesses to external memory in | Controls accesses to external memory at the MMU level. Accessible in HS mode only. | ||
=== TSEC_TFBIF_MMU_PHYS_SEC === | === TSEC_TFBIF_MMU_PHYS_SEC === | ||
Line 2,275: | Line 2,275: | ||
|} | |} | ||
Controls MMU bypass mode. Accessible in HS mode only. | |||
[6.0.0+] The nvhost_tsec firmware sets this register to 0x10 or 0x111110 before reading memory from the GPU UCODE carveout. | [6.0.0+] The nvhost_tsec firmware sets this register to 0x10 or 0x111110 before reading memory from the GPU UCODE carveout. | ||
=== | === TSEC_TFBIF_MMU_TRANSCFG === | ||
{| class="wikitable" border="1" | {| class="wikitable" border="1" | ||
! Bits | ! Bits | ||
Line 2,309: | Line 2,309: | ||
|} | |} | ||
Controls the | Controls external memory transfers' configuration at the MMU level. Accessible in HS mode only. | ||
[6.0.0+] The nvhost_tsec firmware sets this register to 0x20 or 0x140 before reading memory from the GPU UCODE carveout. | [6.0.0+] The nvhost_tsec firmware sets this register to 0x20 or 0x140 before reading memory from the GPU UCODE carveout. | ||
=== TSEC_TFBIF_ACTMON_MAMASK === | |||
Takes the memory access mask for the Activity Monitor. Disconnected on the TSEC, but available on NVDEC, NVENC and NVJPG. | |||
=== TSEC_TFBIF_ACTMON_BORPS === | |||
Takes the billions of records per second count for the Activity Monitor. Disconnected on the TSEC, but available on NVDEC, NVENC and NVJPG. | |||
=== TSEC_TFBIF_ACTMON_CTL === | |||
Controls the Activity Monitor. Disconnected on the TSEC, but available on NVDEC, NVENC and NVJPG. | |||
=== TSEC_CG === | === TSEC_CG === |