Changes

37,896 bytes added , 21:34, 24 September 2022

no edit summary

Line 8: Line 8:

* 0x54500000 to 0x54501000: THI (Tegra Host Interface)

* 0x54501000 to 0x54501400: [[#Falcon|FALCON (Falcon microcontroller)]]

−

* 0x54501400 to ~~0x54501500~~: [[#SCP|SCP (Secure ~~Co-processor~~)]]

+

* 0x54501400 to 0x54501600: [[#SCP|SCP (Secure coprocessor)]]

−

* 0x54501500 to 0x54501600: RND (Random Number Generator)

* 0x54501600 to 0x54501680: TFBIF (Tegra Framebuffer Interface)

* 0x54501680 to 0x54501700: CG (Clock Gate)

Line 20: Line 19:

! Width

|-

−

| TSEC_THI_INCR_SYNCPT

+

| [[#TSEC_THI_INCR_SYNCPT|TSEC_THI_INCR_SYNCPT]]

| 0x54500000

| 0x04

|-

−

| TSEC_THI_INCR_SYNCPT_CTRL

+

| [[#TSEC_THI_INCR_SYNCPT_CTRL|TSEC_THI_INCR_SYNCPT_CTRL]]

| 0x54500004

| 0x04

|-

−

| TSEC_THI_INCR_SYNCPT_ERR

+

| [[#TSEC_THI_INCR_SYNCPT_ERR|TSEC_THI_INCR_SYNCPT_ERR]]

| 0x54500008

| 0x04

|-

−

| TSEC_THI_CTXSW_INCR_SYNCPT

+

| [[#TSEC_THI_CTXSW_INCR_SYNCPT|TSEC_THI_CTXSW_INCR_SYNCPT]]

| 0x5450000C

| 0x04

|-

−

| TSEC_THI_CTXSW

+

| [[#TSEC_THI_CTXSW|TSEC_THI_CTXSW]]

| 0x54500020

| 0x04

|-

−

| TSEC_THI_CTXSW_NEXT

+

| [[#TSEC_THI_CTXSW_NEXT|TSEC_THI_CTXSW_NEXT]]

| 0x54500024

| 0x04

|-

−

| TSEC_THI_CONT_SYNCPT_EOF

+

| [[#TSEC_THI_CONT_SYNCPT_EOF|TSEC_THI_CONT_SYNCPT_EOF]]

| 0x54500028

| 0x04

|-

−

| TSEC_THI_CONT_SYNCPT_L1

+

| [[#TSEC_THI_CONT_SYNCPT_L1|TSEC_THI_CONT_SYNCPT_L1]]

| 0x5450002C

−

~~| 0x04~~

−

|-

−

~~| TSEC_THI_STREAMID0~~

−

~~| 0x54500030~~

−

~~| 0x04~~

−

|-

−

~~| TSEC_THI_STREAMID1~~

−

~~| 0x54500034~~

−

~~| 0x04~~

−

|-

−

~~| TSEC_THI_THI_SEC~~

−

~~| 0x54500038~~

| 0x04

|-

Line 72: Line 59:

| 0x04

|-

−

| TSEC_THI_CONTEXT_SWITCH

+

| [[#TSEC_THI_CONTEXT_SWITCH|TSEC_THI_CONTEXT_SWITCH]]

| 0x54500060

| 0x04

Line 84: Line 71:

| 0x04

|-

−

| TSEC_THI_CONFIG0

+

| [[#TSEC_THI_CONFIG0|TSEC_THI_CONFIG0]]

| 0x54500080

| 0x04

|-

−

| TSEC_THI_DBG_MISC

+

| [[#TSEC_THI_DBG_MISC|TSEC_THI_DBG_MISC]]

| 0x54500084

| 0x04

|-

−

| TSEC_THI_SLCG_OVERRIDE_HIGH_A

+

| [[#TSEC_THI_SLCG_OVERRIDE_HIGH_A|TSEC_THI_SLCG_OVERRIDE_HIGH_A]]

| 0x54500088

| 0x04

|-

−

| TSEC_THI_SLCG_OVERRIDE_LOW_A

+

| [[#TSEC_THI_SLCG_OVERRIDE_LOW_A|TSEC_THI_SLCG_OVERRIDE_LOW_A]]

| 0x5450008C

| 0x04

|-

−

| TSEC_THI_CLK_OVERRIDE

+

| [[#TSEC_THI_CLK_OVERRIDE|TSEC_THI_CLK_OVERRIDE]]

| 0x54500E00

| 0x04

|-

−

| [[#~~FALCON_IRQSSET~~|~~FALCON_IRQSSET~~]]

+

| [[#TSEC_FALCON_IRQSSET|TSEC_FALCON_IRQSSET]]

| 0x54501000

| 0x04

|-

−

| [[#~~FALCON_IRQSCLR~~|~~FALCON_IRQSCLR~~]]

+

| [[#TSEC_FALCON_IRQSCLR|TSEC_FALCON_IRQSCLR]]

| 0x54501004

| 0x04

|-

−

| [[#~~FALCON_IRQSTAT~~|~~FALCON_IRQSTAT~~]]

+

| [[#TSEC_FALCON_IRQSTAT|TSEC_FALCON_IRQSTAT]]

| 0x54501008

| 0x04

|-

−

| [[#~~FALCON_IRQMODE~~|~~FALCON_IRQMODE~~]]

+

| [[#TSEC_FALCON_IRQMODE|TSEC_FALCON_IRQMODE]]

| 0x5450100C

| 0x04

|-

−

| [[#~~FALCON_IRQMSET~~|~~FALCON_IRQMSET~~]]

+

| [[#TSEC_FALCON_IRQMSET|TSEC_FALCON_IRQMSET]]

| 0x54501010

| 0x04

|-

−

| [[#~~FALCON_IRQMCLR~~|~~FALCON_IRQMCLR~~]]

+

| [[#TSEC_FALCON_IRQMCLR|TSEC_FALCON_IRQMCLR]]

| 0x54501014

| 0x04

|-

−

| [[#~~FALCON_IRQMASK~~|~~FALCON_IRQMASK~~]]

+

| [[#TSEC_FALCON_IRQMASK|TSEC_FALCON_IRQMASK]]

| 0x54501018

| 0x04

|-

−

| [[#~~FALCON_IRQDEST~~|~~FALCON_IRQDEST~~]]

+

| [[#TSEC_FALCON_IRQDEST|TSEC_FALCON_IRQDEST]]

| 0x5450101C

| 0x04

|-

−

| ~~FALCON_GPTMRINT~~

+

| [[#TSEC_FALCON_GPTMRINT|TSEC_FALCON_GPTMRINT]]

| 0x54501020

| 0x04

|-

−

| ~~FALCON_GPTMRVAL~~

+

| [[#TSEC_FALCON_GPTMRVAL|TSEC_FALCON_GPTMRVAL]]

| 0x54501024

| 0x04

|-

−

| ~~FALCON_GPTMRCTL~~

+

| [[#TSEC_FALCON_GPTMRCTL|TSEC_FALCON_GPTMRCTL]]

| 0x54501028

| 0x04

|-

−

| ~~FALCON_PTIMER0~~

+

| [[#TSEC_FALCON_PTIMER0|TSEC_FALCON_PTIMER0]]

| 0x5450102C

| 0x04

|-

−

| ~~FALCON_PTIMER1~~

+

| [[#TSEC_FALCON_PTIMER1|TSEC_FALCON_PTIMER1]]

| 0x54501030

| 0x04

|-

−

| ~~FALCON_WDTMRVAL~~

+

| [[#TSEC_FALCON_WDTMRVAL|TSEC_FALCON_WDTMRVAL]]

| 0x54501034

| 0x04

|-

−

| ~~FALCON_WDTMRCTL~~

+

| [[#TSEC_FALCON_WDTMRCTL|TSEC_FALCON_WDTMRCTL]]

| 0x54501038

| 0x04

|-

−

| [[#~~FALCON_IRQDEST2~~|~~FALCON_IRQDEST2~~]]

+

| [[#TSEC_FALCON_IRQDEST2|TSEC_FALCON_IRQDEST2]]

| 0x5450103C

| 0x04

|-

−

| [[#~~FALCON_MAILBOX0~~|~~FALCON_MAILBOX0~~]]

+

| [[#TSEC_FALCON_MAILBOX0|TSEC_FALCON_MAILBOX0]]

| 0x54501040

| 0x04

|-

−

| [[#~~FALCON_MAILBOX1~~|~~FALCON_MAILBOX1~~]]

+

| [[#TSEC_FALCON_MAILBOX1|TSEC_FALCON_MAILBOX1]]

| 0x54501044

| 0x04

|-

−

| [[#~~FALCON_ITFEN~~|~~FALCON_ITFEN~~]]

+

| [[#TSEC_FALCON_ITFEN|TSEC_FALCON_ITFEN]]

| 0x54501048

| 0x04

|-

−

| [[#~~FALCON_IDLESTATE~~|~~FALCON_IDLESTATE~~]]

+

| [[#TSEC_FALCON_IDLESTATE|TSEC_FALCON_IDLESTATE]]

| 0x5450104C

| 0x04

|-

−

| ~~FALCON_CURCTX~~

+

| [[#TSEC_FALCON_CURCTX|TSEC_FALCON_CURCTX]]

| 0x54501050

| 0x04

|-

−

| ~~FALCON_NXTCTX~~

+

| [[#TSEC_FALCON_NXTCTX|TSEC_FALCON_NXTCTX]]

| 0x54501054

| 0x04

|-

−

| ~~FALCON_CTXACK~~

+

| [[#TSEC_FALCON_CTXACK|TSEC_FALCON_CTXACK]]

| 0x54501058

| 0x04

|-

−

| ~~FALCON_FHSTATE~~

+

| [[#TSEC_FALCON_FHSTATE|TSEC_FALCON_FHSTATE]]

| 0x5450105C

| 0x04

|-

−

| ~~FALCON_PRIVSTATE~~

+

| [[#TSEC_FALCON_PRIVSTATE|TSEC_FALCON_PRIVSTATE]]

| 0x54501060

| 0x04

|-

−

| ~~FALCON_MTHDDATA~~

+

| [[#TSEC_FALCON_MTHDDATA|TSEC_FALCON_MTHDDATA]]

| 0x54501064

| 0x04

|-

−

| ~~FALCON_MTHDID~~

+

| [[#TSEC_FALCON_MTHDID|TSEC_FALCON_MTHDID]]

| 0x54501068

| 0x04

|-

−

| ~~FALCON_MTHDWDAT~~

+

| [[#TSEC_FALCON_MTHDWDAT|TSEC_FALCON_MTHDWDAT]]

| 0x5450106C

| 0x04

|-

−

| ~~FALCON_MTHDCOUNT~~

+

| [[#TSEC_FALCON_MTHDCOUNT|TSEC_FALCON_MTHDCOUNT]]

| 0x54501070

| 0x04

|-

−

| ~~FALCON_MTHDPOP~~

+

| [[#TSEC_FALCON_MTHDPOP|TSEC_FALCON_MTHDPOP]]

| 0x54501074

| 0x04

|-

−

| ~~FALCON_MTHDRAMSZ~~

+

| [[#TSEC_FALCON_MTHDRAMSZ|TSEC_FALCON_MTHDRAMSZ]]

| 0x54501078

| 0x04

|-

−

| ~~FALCON_SFTRESET~~

+

| [[#TSEC_FALCON_SFTRESET|TSEC_FALCON_SFTRESET]]

| 0x5450107C

| 0x04

|-

−

| ~~FALCON_OS~~

+

| [[#TSEC_FALCON_OS|TSEC_FALCON_OS]]

| 0x54501080

| 0x04

|-

−

| ~~FALCON_RM~~

+

| [[#TSEC_FALCON_RM|TSEC_FALCON_RM]]

| 0x54501084

| 0x04

|-

−

| ~~FALCON_SOFT_PM~~

+

| [[#TSEC_FALCON_SOFT_PM|TSEC_FALCON_SOFT_PM]]

| 0x54501088

| 0x04

|-

−

| ~~FALCON_SOFT_MODE~~

+

| [[#TSEC_FALCON_SOFT_MODE|TSEC_FALCON_SOFT_MODE]]

| 0x5450108C

| 0x04

|-

−

| [[#~~FALCON_DEBUG1~~|~~FALCON_DEBUG1~~]]

+

| [[#TSEC_FALCON_DEBUG1|TSEC_FALCON_DEBUG1]]

| 0x54501090

| 0x04

|-

−

| [[#~~FALCON_DEBUGINFO~~|~~FALCON_DEBUGINFO~~]]

+

| [[#TSEC_FALCON_DEBUGINFO|TSEC_FALCON_DEBUGINFO]]

| 0x54501094

| 0x04

|-

−

| ~~FALCON_IBRKPT1~~

+

| [[#TSEC_FALCON_IBRKPT1|TSEC_FALCON_IBRKPT1]]

| 0x54501098

| 0x04

|-

−

| ~~FALCON_IBRKPT2~~

+

| [[#TSEC_FALCON_IBRKPT2|TSEC_FALCON_IBRKPT2]]

| 0x5450109C

| 0x04

|-

−

| ~~FALCON_CGCTL~~

+

| [[#TSEC_FALCON_CGCTL|TSEC_FALCON_CGCTL]]

| 0x545010A0

| 0x04

|-

−

| ~~FALCON_ENGCTL~~

+

| [[#TSEC_FALCON_ENGCTL|TSEC_FALCON_ENGCTL]]

| 0x545010A4

| 0x04

|-

−

| ~~FALCON_PMM~~

+

| [[#TSEC_FALCON_PMM|TSEC_FALCON_PMM]]

| 0x545010A8

| 0x04

|-

−

| ~~FALCON_ADDR~~

+

| [[#TSEC_FALCON_ADDR|TSEC_FALCON_ADDR]]

| 0x545010AC

| 0x04

|-

−

| ~~FALCON_IBRKPT3~~

+

| [[#TSEC_FALCON_IBRKPT3|TSEC_FALCON_IBRKPT3]]

| 0x545010B0

| 0x04

|-

−

| ~~FALCON_IBRKPT4~~

+

| [[#TSEC_FALCON_IBRKPT4|TSEC_FALCON_IBRKPT4]]

| 0x545010B4

| 0x04

|-

−

| ~~FALCON_IBRKPT5~~

+

| [[#TSEC_FALCON_IBRKPT5|TSEC_FALCON_IBRKPT5]]

| 0x545010B8

| 0x04

|-

−

| [[#~~FALCON_EXCI~~|~~FALCON_EXCI~~]]

+

| [[#TSEC_FALCON_EXCI|TSEC_FALCON_EXCI]]

| 0x545010D0

| 0x04

|-

−

| [[#~~FALCON_SVEC_SPR~~|~~FALCON_SVEC_SPR~~]]

+

| [[#TSEC_FALCON_SVEC_SPR|TSEC_FALCON_SVEC_SPR]]

| 0x545010D4

| 0x04

|-

−

| [[#~~FALCON_RSTAT0~~|~~FALCON_RSTAT0~~]]

+

| [[#TSEC_FALCON_RSTAT0|TSEC_FALCON_RSTAT0]]

| 0x545010D8

| 0x04

|-

−

| [[#~~FALCON_RSTAT3~~|~~FALCON_RSTAT3~~]]

+

| [[#TSEC_FALCON_RSTAT3|TSEC_FALCON_RSTAT3]]

| 0x545010DC

| 0x04

|-

−

| ~~FALCON_UNK_E0~~

+

| [[#TSEC_FALCON_SIRQMASK|TSEC_FALCON_SIRQMASK]]

| 0x545010E0

| 0x04

|-

−

| [[#~~FALCON_CPUCTL~~|~~FALCON_CPUCTL~~]]

+

| [[#TSEC_FALCON_CPUCTL|TSEC_FALCON_CPUCTL]]

| 0x54501100

| 0x04

|-

−

| [[#~~FALCON_BOOTVEC~~|~~FALCON_BOOTVEC~~]]

+

| [[#TSEC_FALCON_BOOTVEC|TSEC_FALCON_BOOTVEC]]

| 0x54501104

| 0x04

|-

−

| [[#~~FALCON_HWCFG~~|~~FALCON_HWCFG~~]]

+

| [[#TSEC_FALCON_HWCFG|TSEC_FALCON_HWCFG]]

| 0x54501108

| 0x04

|-

−

| [[#~~FALCON_DMACTL~~|~~FALCON_DMACTL~~]]

+

| [[#TSEC_FALCON_DMACTL|TSEC_FALCON_DMACTL]]

| 0x5450110C

| 0x04

|-

−

| [[#~~FALCON_DMATRFBASE~~|~~FALCON_DMATRFBASE~~]]

+

| [[#TSEC_FALCON_DMATRFBASE|TSEC_FALCON_DMATRFBASE]]

| 0x54501110

| 0x04

|-

−

| [[#~~FALCON_DMATRFMOFFS~~|~~FALCON_DMATRFMOFFS~~]]

+

| [[#TSEC_FALCON_DMATRFMOFFS|TSEC_FALCON_DMATRFMOFFS]]

| 0x54501114

| 0x04

|-

−

| [[#~~FALCON_DMATRFCMD~~|~~FALCON_DMATRFCMD~~]]

+

| [[#TSEC_FALCON_DMATRFCMD|TSEC_FALCON_DMATRFCMD]]

| 0x54501118

| 0x04

|-

−

| [[#~~FALCON_DMATRFFBOFFS~~|~~FALCON_DMATRFFBOFFS~~]]

+

| [[#TSEC_FALCON_DMATRFFBOFFS|TSEC_FALCON_DMATRFFBOFFS]]

| 0x5450111C

| 0x04

|-

−

| [[#~~FALCON_DMAPOLL_FB~~|~~FALCON_DMAPOLL_FB~~]]

+

| [[#TSEC_FALCON_DMAPOLL_FB|TSEC_FALCON_DMAPOLL_FB]]

| 0x54501120

| 0x04

|-

−

| [[#~~FALCON_DMAPOLL_CP~~|~~FALCON_DMAPOLL_CP~~]]

+

| [[#TSEC_FALCON_DMAPOLL_CP|TSEC_FALCON_DMAPOLL_CP]]

| 0x54501124

| 0x04

|-

−

~~| FALCON_DBG_STATE~~

+

| [[#TSEC_FALCON_HWCFG1|TSEC_FALCON_HWCFG1]]

−

~~| 0x54501128~~

−

~~| 0x04~~

−

|-

−

| [[#~~FALCON_HWCFG1~~|~~FALCON_HWCFG1~~]]

| 0x5450112C

| 0x04

|-

−

| ~~FALCON_CPUCTL_ALIAS~~

+

| [[#TSEC_FALCON_CPUCTL_ALIAS|TSEC_FALCON_CPUCTL_ALIAS]]

| 0x54501130

| 0x04

|-

−

| ~~FALCON_STACKCFG~~

+

| [[#TSEC_FALCON_STACKCFG|TSEC_FALCON_STACKCFG]]

| 0x54501138

| 0x04

|-

−

| [[#~~FALCON_IMCTL~~|~~FALCON_IMCTL~~]]

+

| [[#TSEC_FALCON_IMCTL|TSEC_FALCON_IMCTL]]

| 0x54501140

| 0x04

|-

−

| [[#~~FALCON_IMSTAT~~|~~FALCON_IMSTAT~~]]

+

| [[#TSEC_FALCON_IMSTAT|TSEC_FALCON_IMSTAT]]

| 0x54501144

| 0x04

|-

−

| [[#~~FALCON_TRACEIDX~~|~~FALCON_TRACEIDX~~]]

+

| [[#TSEC_FALCON_TRACEIDX|TSEC_FALCON_TRACEIDX]]

| 0x54501148

| 0x04

|-

−

| [[#~~FALCON_TRACEPC~~|~~FALCON_TRACEPC~~]]

+

| [[#TSEC_FALCON_TRACEPC|TSEC_FALCON_TRACEPC]]

| 0x5450114C

| 0x04

|-

−

| ~~FALCON_IMFILLRNG0~~

+

| [[#TSEC_FALCON_IMFILLRNG0|TSEC_FALCON_IMFILLRNG0]]

| 0x54501150

| 0x04

|-

−

| ~~FALCON_IMFILLRNG1~~

+

| [[#TSEC_FALCON_IMFILLRNG1|TSEC_FALCON_IMFILLRNG1]]

| 0x54501154

| 0x04

|-

−

| ~~FALCON_IMFILLCTL~~

+

| [[#TSEC_FALCON_IMFILLCTL|TSEC_FALCON_IMFILLCTL]]

| 0x54501158

| 0x04

|-

−

| ~~FALCON_IMCTL_DEBUG~~

+

| [[#TSEC_FALCON_IMCTL_DEBUG|TSEC_FALCON_IMCTL_DEBUG]]

| 0x5450115C

| 0x04

|-

−

| ~~FALCON_CMEMBASE~~

+

| [[#TSEC_FALCON_CMEMBASE|TSEC_FALCON_CMEMBASE]]

| 0x54501160

| 0x04

|-

−

| ~~FALCON_DMEMAPERT~~

+

| [[#TSEC_FALCON_DMEMAPERT|TSEC_FALCON_DMEMAPERT]]

| 0x54501164

| 0x04

|-

−

| ~~FALCON_EXTERRADDR~~

+

| [[#TSEC_FALCON_EXTERRADDR|TSEC_FALCON_EXTERRADDR]]

| 0x54501168

| 0x04

|-

−

| ~~FALCON_EXTERRSTAT~~

+

| [[#TSEC_FALCON_EXTERRSTAT|TSEC_FALCON_EXTERRSTAT]]

| 0x5450116C

| 0x04

|-

−

| ~~FALCON_CG2~~

+

| [[#TSEC_FALCON_CG2|TSEC_FALCON_CG2]]

| 0x5450117C

| 0x04

|-

−

| [[#~~FALCON_IMEMC0~~|~~FALCON_IMEMC0~~]]

+

| [[#TSEC_FALCON_IMEMC|TSEC_FALCON_IMEMC0]]

| 0x54501180

| 0x04

|-

−

| [[#~~FALCON_IMEMD0~~|~~FALCON_IMEMD0~~]]

+

| [[#TSEC_FALCON_IMEMD|TSEC_FALCON_IMEMD0]]

| 0x54501184

| 0x04

|-

−

| [[#~~FALCON_IMEMT0~~|~~FALCON_IMEMT0~~]]

+

| [[#TSEC_FALCON_IMEMT|TSEC_FALCON_IMEMT0]]

| 0x54501188

| 0x04

|-

−

| ~~FALCON_IMEMC1~~

+

| [[#TSEC_FALCON_IMEMC|TSEC_FALCON_IMEMC1]]

| 0x54501190

| 0x04

|-

−

| ~~FALCON_IMEMD1~~

+

| [[#TSEC_FALCON_IMEMD|TSEC_FALCON_IMEMD1]]

| 0x54501194

| 0x04

|-

−

| ~~FALCON_IMEMT1~~

+

| [[#TSEC_FALCON_IMEMT|TSEC_FALCON_IMEMT1]]

| 0x54501198

| 0x04

|-

−

| ~~FALCON_IMEMC2~~

+

| [[#TSEC_FALCON_IMEMC|TSEC_FALCON_IMEMC2]]

| 0x545011A0

| 0x04

|-

−

| ~~FALCON_IMEMD2~~

+

| [[#TSEC_FALCON_IMEMD|TSEC_FALCON_IMEMD2]]

| 0x545011A4

| 0x04

|-

−

| ~~FALCON_IMEMT2~~

+

| [[#TSEC_FALCON_IMEMT|TSEC_FALCON_IMEMT2]]

| 0x545011A8

| 0x04

|-

−

| ~~FALCON_IMEMC3~~

+

| [[#TSEC_FALCON_IMEMC|TSEC_FALCON_IMEMC3]]

| 0x545011B0

| 0x04

|-

−

| ~~FALCON_IMEMD3~~

+

| [[#TSEC_FALCON_IMEMD|TSEC_FALCON_IMEMD3]]

| 0x545011B4

| 0x04

|-

−

| ~~FALCON_IMEMT3~~

+

| [[#TSEC_FALCON_IMEMT|TSEC_FALCON_IMEMT3]]

| 0x545011B8

| 0x04

|-

−

| [[#~~FALCON_DMEMC0~~|~~FALCON_DMEMC0~~]]

+

| [[#TSEC_FALCON_DMEMC|TSEC_FALCON_DMEMC0]]

| 0x545011C0

| 0x04

|-

−

| [[#~~FALCON_DMEMD0~~|~~FALCON_DMEMD0~~]]

+

| [[#TSEC_FALCON_DMEMD|TSEC_FALCON_DMEMD0]]

| 0x545011C4

| 0x04

|-

−

| ~~FALCON_DMEMC1~~

+

| [[#TSEC_FALCON_DMEMC|TSEC_FALCON_DMEMC1]]

| 0x545011C8

| 0x04

|-

−

| ~~FALCON_DMEMD1~~

+

| [[#TSEC_FALCON_DMEMD|TSEC_FALCON_DMEMD1]]

| 0x545011CC

| 0x04

|-

−

| ~~FALCON_DMEMC2~~

+

| [[#TSEC_FALCON_DMEMC|TSEC_FALCON_DMEMC2]]

| 0x545011D0

| 0x04

|-

−

| ~~FALCON_DMEMD2~~

+

| [[#TSEC_FALCON_DMEMD|TSEC_FALCON_DMEMD2]]

| 0x545011D4

| 0x04

|-

−

| ~~FALCON_DMEMC3~~

+

| [[#TSEC_FALCON_DMEMC|TSEC_FALCON_DMEMC3]]

| 0x545011D8

| 0x04

|-

−

| ~~FALCON_DMEMD3~~

+

| [[#TSEC_FALCON_DMEMD|TSEC_FALCON_DMEMD3]]

| 0x545011DC

| 0x04

|-

−

| ~~FALCON_DMEMC4~~

+

| [[#TSEC_FALCON_DMEMC|TSEC_FALCON_DMEMC4]]

| 0x545011E0

| 0x04

|-

−

| ~~FALCON_DMEMD4~~

+

| [[#TSEC_FALCON_DMEMD|TSEC_FALCON_DMEMD4]]

| 0x545011E4

| 0x04

|-

−

| ~~FALCON_DMEMC5~~

+

| [[#TSEC_FALCON_DMEMC|TSEC_FALCON_DMEMC5]]

| 0x545011E8

| 0x04

|-

−

| ~~FALCON_DMEMD5~~

+

| [[#TSEC_FALCON_DMEMD|TSEC_FALCON_DMEMD5]]

| 0x545011EC

| 0x04

|-

−

| ~~FALCON_DMEMC6~~

+

| [[#TSEC_FALCON_DMEMC|TSEC_FALCON_DMEMC6]]

| 0x545011F0

| 0x04

|-

−

| ~~FALCON_DMEMD6~~

+

| [[#TSEC_FALCON_DMEMD|TSEC_FALCON_DMEMD6]]

| 0x545011F4

| 0x04

|-

−

| ~~FALCON_DMEMC7~~

+

| [[#TSEC_FALCON_DMEMC|TSEC_FALCON_DMEMC7]]

| 0x545011F8

| 0x04

|-

−

| ~~FALCON_DMEMD7~~

+

| [[#TSEC_FALCON_DMEMD|TSEC_FALCON_DMEMD7]]

| 0x545011FC

| 0x04

|-

−

| [[#~~FALCON_ICD_CMD~~|~~FALCON_ICD_CMD~~]]

+

| [[#TSEC_FALCON_ICD_CMD|TSEC_FALCON_ICD_CMD]]

| 0x54501200

| 0x04

|-

−

| [[#~~FALCON_ICD_ADDR~~|~~FALCON_ICD_ADDR~~]]

+

| [[#TSEC_FALCON_ICD_ADDR|TSEC_FALCON_ICD_ADDR]]

| 0x54501204

| 0x04

|-

−

| [[#~~FALCON_ICD_WDATA~~|~~FALCON_ICD_WDATA~~]]

+

| [[#TSEC_FALCON_ICD_WDATA|TSEC_FALCON_ICD_WDATA]]

| 0x54501208

| 0x04

|-

−

| [[#~~FALCON_ICD_RDATA~~|~~FALCON_ICD_RDATA~~]]

+

| [[#TSEC_FALCON_ICD_RDATA|TSEC_FALCON_ICD_RDATA]]

| 0x5450120C

| 0x04

|-

−

| [[#~~FALCON_SCTL~~|~~FALCON_SCTL~~]]

+

| [[#TSEC_FALCON_SCTL|TSEC_FALCON_SCTL]]

| 0x54501240

| 0x04

|-

−

| [[#~~FALCON_SSTAT~~|~~FALCON_SSTAT~~]]

+

| [[#TSEC_FALCON_SERRSTAT|TSEC_FALCON_SERRSTAT]]

| 0x54501244

| 0x04

|-

−

| ~~FALCON_UNK_250~~

+

| [[#TSEC_FALCON_SERRVAL|TSEC_FALCON_SERRVAL]]

+

| 0x54501248

+

| 0x04

+

|-

+

| [[#TSEC_FALCON_SERRADDR|TSEC_FALCON_SERRADDR]]

+

| 0x5450124C

+

| 0x04

+

|-

+

| [[#TSEC_FALCON_SCTL1|TSEC_FALCON_SCTL1]]

| 0x54501250

| 0x04

|-

−

| ~~FALCON_UNK_260~~

+

| [[#TSEC_FALCON_STEST|TSEC_FALCON_STEST]]

+

| 0x54501258

+

| 0x04

+

|-

+

| [[#TSEC_FALCON_SICD|TSEC_FALCON_SICD]]

| 0x54501260

| 0x04

|-

−

| [[#~~FALCON_SPROT_IMEM~~|~~FALCON_SPROT_IMEM~~]]

+

| [[#TSEC_FALCON_SPROT_IMEM|TSEC_FALCON_SPROT_IMEM]]

| 0x54501280

| 0x04

|-

−

| [[#~~FALCON_SPROT_DMEM~~|~~FALCON_SPROT_DMEM~~]]

+

| [[#TSEC_FALCON_SPROT_DMEM|TSEC_FALCON_SPROT_DMEM]]

| 0x54501284

| 0x04

|-

−

| [[#~~FALCON_SPROT_CPUCTL~~|~~FALCON_SPROT_CPUCTL~~]]

+

| [[#TSEC_FALCON_SPROT_CPUCTL|TSEC_FALCON_SPROT_CPUCTL]]

| 0x54501288

| 0x04

|-

−

| [[#~~FALCON_SPROT_MISC~~|~~FALCON_SPROT_MISC~~]]

+

| [[#TSEC_FALCON_SPROT_MISC|TSEC_FALCON_SPROT_MISC]]

| 0x5450128C

| 0x04

|-

−

| [[#~~FALCON_SPROT_IRQ~~|~~FALCON_SPROT_IRQ~~]]

+

| [[#TSEC_FALCON_SPROT_IRQ|TSEC_FALCON_SPROT_IRQ]]

| 0x54501290

| 0x04

|-

−

| [[#~~FALCON_SPROT_MTHD~~|~~FALCON_SPROT_MTHD~~]]

+

| [[#TSEC_FALCON_SPROT_MTHD|TSEC_FALCON_SPROT_MTHD]]

| 0x54501294

| 0x04

|-

−

| [[#~~FALCON_SPROT_SCTL~~|~~FALCON_SPROT_SCTL~~]]

+

| [[#TSEC_FALCON_SPROT_SCTL|TSEC_FALCON_SPROT_SCTL]]

| 0x54501298

| 0x04

|-

−

| [[#~~FALCON_SPROT_WDTMR~~|~~FALCON_SPROT_WDTMR~~]]

+

| [[#TSEC_FALCON_SPROT_WDTMR|TSEC_FALCON_SPROT_WDTMR]]

| 0x5450129C

| 0x04

|-

−

| ~~FALCON_DMAINFO_FINISHED_FBRD_LOW~~

+

| [[#TSEC_FALCON_DMAINFO_FINISHED_FBRD_LOW|TSEC_FALCON_DMAINFO_FINISHED_FBRD_LOW]]

| 0x545012C0

| 0x04

|-

−

| ~~FALCON_DMAINFO_FINISHED_FBRD_HIGH~~

+

| [[#TSEC_FALCON_DMAINFO_FINISHED_FBRD_HIGH|TSEC_FALCON_DMAINFO_FINISHED_FBRD_HIGH]]

| 0x545012C4

| 0x04

|-

−

| ~~FALCON_DMAINFO_FINISHED_FBWR_LOW~~

+

| [[#TSEC_FALCON_DMAINFO_FINISHED_FBWR_LOW|TSEC_FALCON_DMAINFO_FINISHED_FBWR_LOW]]

| 0x545012C8

| 0x04

|-

−

| ~~FALCON_DMAINFO_FINISHED_FBWR_HIGH~~

+

| [[#TSEC_FALCON_DMAINFO_FINISHED_FBWR_HIGH|TSEC_FALCON_DMAINFO_FINISHED_FBWR_HIGH]]

| 0x545012CC

| 0x04

|-

−

| ~~FALCON_DMAINFO_CURRENT_FBRD_LOW~~

+

| [[#TSEC_FALCON_DMAINFO_CURRENT_FBRD_LOW|TSEC_FALCON_DMAINFO_CURRENT_FBRD_LOW]]

| 0x545012D0

| 0x04

|-

−

| ~~FALCON_DMAINFO_CURRENT_FBRD_HIGH~~

+

| [[#TSEC_FALCON_DMAINFO_CURRENT_FBRD_HIGH|TSEC_FALCON_DMAINFO_CURRENT_FBRD_HIGH]]

| 0x545012D4

| 0x04

|-

−

| ~~FALCON_DMAINFO_CURRENT_FBWR_LOW~~

+

| [[#TSEC_FALCON_DMAINFO_CURRENT_FBWR_LOW|TSEC_FALCON_DMAINFO_CURRENT_FBWR_LOW]]

| 0x545012D8

| 0x04

|-

−

| ~~FALCON_DMAINFO_CURRENT_FBWR_HIGH~~

+

| [[#TSEC_FALCON_DMAINFO_CURRENT_FBWR_HIGH|TSEC_FALCON_DMAINFO_CURRENT_FBWR_HIGH]]

| 0x545012DC

| 0x04

|-

−

| ~~FALCON_DMAINFO_CTL~~

+

| [[#TSEC_FALCON_DMAINFO_CTL|TSEC_FALCON_DMAINFO_CTL]]

| 0x545012E0

| 0x04

Line 652: Line 647:

| 0x04

|-

−

| TSEC_SCP_CTL_SCP

+

| [[#TSEC_SCP_CTL_SCP|TSEC_SCP_CTL_SCP]]

| 0x54501414

| 0x04

Line 660: Line 655:

| 0x04

|-

−

| TSEC_SCP_CTL_DBG

+

| [[#TSEC_SCP_CTL_DBG|TSEC_SCP_CTL_DBG]]

| 0x5450141C

| 0x04

Line 692: Line 687:

| 0x04

|-

−

| [[#~~TSEC_SCP_RND_STAT0~~|~~TSEC_SCP_RND_STAT0~~]]

+

| [[#TSEC_SCP_RNG_STAT0|TSEC_SCP_RNG_STAT0]]

| 0x54501470

| 0x04

|-

−

| ~~TSEC_SCP_RND_STAT1~~

+

| [[#TSEC_SCP_RNG_STAT1|TSEC_SCP_RNG_STAT1]]

| 0x54501474

| 0x04

Line 712: Line 707:

| 0x04

|-

−

| TSEC_SCP_SEC_ERR

+

| [[#TSEC_SCP_SEC_ERR|TSEC_SCP_SEC_ERR]]

| 0x54501494

| 0x04

Line 720: Line 715:

| 0x04

|-

−

| [[#~~TSEC_RND_CTL0~~|~~TSEC_RND_CTL0~~]]

+

| [[#TSEC_SCP_RND_CTL0|TSEC_SCP_RND_CTL0]]

| 0x54501500

| 0x04

|-

−

| [[#~~TSEC_RND_CTL1~~|~~TSEC_RND_CTL1~~]]

+

| [[#TSEC_SCP_RND_CTL1|TSEC_SCP_RND_CTL1]]

| 0x54501504

| 0x04

|-

−

| ~~TSEC_RND_CTL2~~

+

| [[#TSEC_SCP_RND_CTL2|TSEC_SCP_RND_CTL2]]

| 0x54501508

| 0x04

|-

−

| ~~TSEC_RND_CTL3~~

+

| [[#TSEC_SCP_RND_CTL3|TSEC_SCP_RND_CTL3]]

| 0x5450150C

| 0x04

|-

−

| ~~TSEC_RND_CTL4~~

+

| [[#TSEC_SCP_RND_CTL4|TSEC_SCP_RND_CTL4]]

| 0x54501510

| 0x04

|-

−

| ~~TSEC_RND_CTL5~~

+

| [[#TSEC_SCP_RND_CTL5|TSEC_SCP_RND_CTL5]]

| 0x54501514

| 0x04

|-

−

| ~~TSEC_RND_CTL6~~

+

| [[#TSEC_SCP_RND_CTL6|TSEC_SCP_RND_CTL6]]

| 0x54501518

| 0x04

|-

−

| ~~TSEC_RND_CTL7~~

+

| [[#TSEC_SCP_RND_CTL7|TSEC_SCP_RND_CTL7]]

| 0x5450151C

| 0x04

|-

−

| ~~TSEC_RND_CTL8~~

+

| [[#TSEC_SCP_RND_CTL8|TSEC_SCP_RND_CTL8]]

| 0x54501520

| 0x04

|-

−

| ~~TSEC_RND_CTL9~~

+

| [[#TSEC_SCP_RND_CTL9|TSEC_SCP_RND_CTL9]]

| 0x54501524

| 0x04

|-

−

| ~~TSEC_RND_CTL10~~

+

| [[#TSEC_SCP_RND_CTL10|TSEC_SCP_RND_CTL10]]

| 0x54501528

| 0x04

|-

−

| ~~TSEC_RND_CTL11~~

+

| [[#TSEC_SCP_RND_CTL11|TSEC_SCP_RND_CTL11]]

| 0x5450152C

| 0x04

Line 784: Line 779:

| 0x04

|-

−

| TSEC_TFBIF_DBG_STAT1

+

| [[#TSEC_TFBIF_DBG_STAT1|TSEC_TFBIF_DBG_STAT1]]

| 0x54501610

| 0x04

|-

−

| TSEC_TFBIF_DBG_RDCOUNT_LO

+

| [[#TSEC_TFBIF_DBG_RDCOUNT_LO|TSEC_TFBIF_DBG_RDCOUNT_LO]]

| 0x54501614

| 0x04

|-

−

| TSEC_TFBIF_DBG_RDCOUNT_HI

+

| [[#TSEC_TFBIF_DBG_RDCOUNT_HI|TSEC_TFBIF_DBG_RDCOUNT_HI]]

| 0x54501618

| 0x04

|-

−

| TSEC_TFBIF_DBG_WRCOUNT_LO

+

| [[#TSEC_TFBIF_DBG_WRCOUNT_LO|TSEC_TFBIF_DBG_WRCOUNT_LO]]

| 0x5450161C

| 0x04

|-

−

| TSEC_TFBIF_DBG_WRCOUNT_HI

+

| [[#TSEC_TFBIF_DBG_WRCOUNT_HI|TSEC_TFBIF_DBG_WRCOUNT_HI]]

| 0x54501620

| 0x04

|-

−

| TSEC_TFBIF_DBG_R32COUNT

+

| [[#TSEC_TFBIF_DBG_R32COUNT|TSEC_TFBIF_DBG_R32COUNT]]

| 0x54501624

| 0x04

|-

−

| TSEC_TFBIF_DBG_R64COUNT

+

| [[#TSEC_TFBIF_DBG_R64COUNT|TSEC_TFBIF_DBG_R64COUNT]]

| 0x54501628

| 0x04

|-

−

| TSEC_TFBIF_DBG_R128COUNT

+

| [[#TSEC_TFBIF_DBG_R128COUNT|TSEC_TFBIF_DBG_R128COUNT]]

| 0x5450162C

−

~~| 0x04~~

−

|-

−

~~| TSEC_TFBIF_UNK_30~~

−

~~| 0x54501630~~

| 0x04

|-

| [[#TSEC_TFBIF_MCCIF_FIFOCTRL1|TSEC_TFBIF_MCCIF_FIFOCTRL1]]

| 0x54501634

−

~~| 0x04~~

−

|-

−

~~| TSEC_TFBIF_WRR_RDP~~

−

~~| 0x54501638~~

| 0x04

|-

Line 838: Line 825:

| [[#TSEC_TFBIF_REGIONCFG|TSEC_TFBIF_REGIONCFG]]

| 0x54501648

−

~~| 0x04~~

−

|-

−

~~| [[#TSEC_TFBIF_ACTMON_ACTIVE_MASK|TSEC_TFBIF_ACTMON_ACTIVE_MASK]]~~

−

~~| 0x5450164C~~

−

~~| 0x04~~

−

|-

−

~~| [[#TSEC_TFBIF_ACTMON_ACTIVE_BORPS|TSEC_TFBIF_ACTMON_ACTIVE_BORPS]]~~

−

~~| 0x54501650~~

−

~~| 0x04~~

−

|-

−

~~| [[#TSEC_TFBIF_ACTMON_ACTIVE_WEIGHT|TSEC_TFBIF_ACTMON_ACTIVE_WEIGHT]]~~

−

~~| 0x54501654~~

−

~~| 0x04~~

−

|-

−

~~| TSEC_TFBIF_ACTMON_MCB_MASK~~

−

~~| 0x54501660~~

−

~~| 0x04~~

−

|-

−

~~| TSEC_TFBIF_ACTMON_MCB_BORPS~~

−

~~| 0x54501664~~

−

~~| 0x04~~

−

|-

−

~~| TSEC_TFBIF_ACTMON_MCB_WEIGHT~~

−

~~| 0x54501668~~

−

~~| 0x04~~

−

|-

−

~~| TSEC_TFBIF_THI_TRANSPROP~~

−

~~| 0x54501670~~

| 0x04

|-

Line 888: Line 847:

| 0x04

|-

−

| ~~TSEC_TEGRA_FALCON_IP_VER~~

+

| [[#TSEC_VERSION|TSEC_VERSION]]

| 0x54501800

| 0x04

|-

−

| ~~TSEC_TEGRA_UNK_04~~

+

| [[#TSEC_SCRATCH0|TSEC_SCRATCH0]]

| 0x54501804

| 0x04

|-

−

| ~~TSEC_TEGRA_UNK_08~~

+

| [[#TSEC_SCRATCH1|TSEC_SCRATCH1]]

| 0x54501808

| 0x04

|-

−

| ~~TSEC_TEGRA_UNK_0C~~

+

| [[#TSEC_SCRATCH2|TSEC_SCRATCH2]]

| 0x5450180C

| 0x04

|-

−

| ~~TSEC_TEGRA_UNK_10~~

+

| [[#TSEC_SCRATCH3|TSEC_SCRATCH3]]

| 0x54501810

| 0x04

|-

−

| ~~TSEC_TEGRA_UNK_14~~

+

| [[#TSEC_SCRATCH4|TSEC_SCRATCH4]]

| 0x54501814

| 0x04

|-

−

| ~~TSEC_TEGRA_UNK_18~~

+

| [[#TSEC_SCRATCH5|TSEC_SCRATCH5]]

| 0x54501818

| 0x04

|-

−

| ~~TSEC_TEGRA_UNK_1C~~

+

| [[#TSEC_SCRATCH6|TSEC_SCRATCH6]]

| 0x5450181C

| 0x04

|-

−

| ~~TSEC_TEGRA_UNK_20~~

+

| [[#TSEC_SCRATCH7|TSEC_SCRATCH7]]

| 0x54501820

| 0x04

|-

−

| ~~TSEC_TEGRA_UNK_24~~

+

| [[#TSEC_GPTMRINT|TSEC_GPTMRINT]]

| 0x54501824

| 0x04

|-

−

| ~~TSEC_TEGRA_UNK_28~~

+

| [[#TSEC_GPTMRVAL|TSEC_GPTMRVAL]]

| 0x54501828

| 0x04

|-

−

| ~~TSEC_TEGRA_UNK_2C~~

+

| [[#TSEC_GPTMRCTL|TSEC_GPTMRCTL]]

| 0x5450182C

| 0x04

|-

−

| ~~TSEC_TEGRA_UNK_30~~

+

| [[#TSEC_ITFEN|TSEC_ITFEN]]

| 0x54501830

| 0x04

|-

−

| ~~TSEC_TEGRA_UNK_34~~

+

| [[#TSEC_ITFSTAT|TSEC_ITFSTAT]]

| 0x54501834

| 0x04

Line 949: Line 908:

|}

−

=== ~~TSEC_THI_METHOD0~~ ===

+

=== TSEC_THI_INCR_SYNCPT ===

{| class="wikitable" border="1"

! Bits

! Description

|-

−

| 0-11

+

| 0-9

−

| ~~TSEC_THI_METHOD0_OFFSET~~

+

| TSEC_THI_INCR_SYNCPT_INDX

+

|-

+

| 10-17

+

| TSEC_THI_INCR_SYNCPT_COND

|}

−

~~Used to encode and send a method's ID over HOST1X to TSEC. This register mirrors the functionality of HOST1X's channel opcode submission.~~

+

=== TSEC_THI_INCR_SYNCPT_CTRL ===

−

~~The following methods are available:~~

{| class="wikitable" border="1"

−

! ID

+

! Bits

−

! ~~Method~~

+

! Description

|-

−

| ~~0x100~~

+

| 0

−

| ~~NOP~~

+

| TSEC_THI_INCR_SYNCPT_CTRL_SOFT_RESET

|-

−

| ~~0x140~~

+

| 8

−

| ~~PM_TRIGGER~~

+

| TSEC_THI_INCR_SYNCPT_CTRL_NO_STALL

|-

−

| ~~0x200~~

+

| 16

−

| ~~SET_APPLICATION_ID~~

+

| TSEC_THI_INCR_SYNCPT_CTRL_SOFT_RESET_0

|-

−

| ~~0x204~~

+

| 17

−

| ~~SET_WATCHDOG_TIMER~~

+

| TSEC_THI_INCR_SYNCPT_CTRL_NO_STALL_0

|-

−

| ~~0x240~~

+

| 18

−

| ~~SEMAPHORE_A~~

+

| TSEC_THI_INCR_SYNCPT_CTRL_SOFT_RESET_1

|-

−

| ~~0x244~~

+

| 19

−

| ~~SEMAPHORE_B~~

+

| TSEC_THI_INCR_SYNCPT_CTRL_NO_STALL_1

|-

−

| ~~0x248~~

+

| 20

−

| ~~SEMAPHORE_C~~

+

| TSEC_THI_INCR_SYNCPT_CTRL_SOFT_RESET_2

|-

−

| ~~0x24C~~

+

| 21

−

|

+

| TSEC_THI_INCR_SYNCPT_CTRL_NO_STALL_2

|-

−

| ~~0x250~~

+

| 22

−

|

+

| TSEC_THI_INCR_SYNCPT_CTRL_SOFT_RESET_3

|-

−

| ~~0x300~~

+

| 23

−

| ~~EXECUTE~~

+

| TSEC_THI_INCR_SYNCPT_CTRL_NO_STALL_3

|-

−

| ~~0x304~~

+

| 24

−

| ~~SEMAPHORE_D~~

+

| TSEC_THI_INCR_SYNCPT_CTRL_SOFT_RESET_4

|-

−

| ~~0x500~~

+

| 25

−

| ~~HDCP_INIT~~

+

| TSEC_THI_INCR_SYNCPT_CTRL_NO_STALL_4

+

|}

+

=== TSEC_THI_INCR_SYNCPT_ERR ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

|-

−

| ~~0x504~~

+

| 0

−

| ~~HDCP_CREATE_SESSION~~

+

| TSEC_THI_INCR_SYNCPT_ERR_COND_STS_IMM

|-

−

| ~~0x508~~

+

| 1

−

| ~~HDCP_VERIFY_CERT_RX~~

+

| TSEC_THI_INCR_SYNCPT_ERR_COND_STS_OPDONE

|-

−

| ~~0x50C~~

+

| 2

−

| ~~HDCP_GENERATE_EKM~~

+

| TSEC_THI_INCR_SYNCPT_ERR_COND_STS_RD_DONE

|-

−

| ~~0x510~~

+

| 3

−

| ~~HDCP_REVOCATION_CHECK~~

+

| TSEC_THI_INCR_SYNCPT_ERR_COND_STS_REG_WR_SAFE

|-

−

| ~~0x514~~

+

| 4

−

| ~~HDCP_VERIFY_HPRIME~~

+

| TSEC_THI_INCR_SYNCPT_ERR_COND_STS_ENGINE_IDLE

+

|}

+

=== TSEC_THI_CTXSW_INCR_SYNCPT ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

|-

−

| ~~0x518~~

+

| 0-9

−

| ~~HDCP_ENCRYPT_PAIRING_INFO~~

+

| TSEC_THI_CTXSW_INCR_SYNCPT_INDX

+

|}

+

=== TSEC_THI_CTXSW ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

|-

−

| ~~0x51C~~

+

| 0-9

−

| ~~HDCP_DECRYPT_PAIRING_INFO~~

+

| TSEC_THI_CTXSW_CURR_CLASS

|-

−

| ~~0x520~~

+

| 10

−

| ~~HDCP_UPDATE_SESSION~~

+

| TSEC_THI_CTXSW_AUTO_ACK

|-

−

| ~~0x524~~

+

| 11-20

−

| ~~HDCP_GENERATE_LC_INIT~~

+

| TSEC_THI_CTXSW_CURR_CHANNEL

+

|}

+

=== TSEC_THI_CTXSW_NEXT ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

|-

−

| ~~0x528~~

+

| 0-9

−

| ~~HDCP_VERIFY_LPRIME~~

+

| TSEC_THI_CTXSW_NEXT_NEXT_CLASS

|-

−

| ~~0x52C~~

+

| 10-19

−

| ~~HDCP_GENERATE_SKE_INIT~~

+

| TSEC_THI_CTXSW_NEXT_NEXT_CHANNEL

+

|}

+

=== TSEC_THI_CONT_SYNCPT_EOF ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

|-

−

| ~~0x530~~

+

| 0-9

−

| ~~HDCP_VERIFY_VPRIME~~

+

| TSEC_THI_CONT_SYNCPT_EOF_INDEX

|-

−

| ~~0x534~~

+

| 10

−

| ~~HDCP_ENCRYPTION_RUN_CTRL~~

+

| TSEC_THI_CONT_SYNCPT_EOF_COND

+

|}

+

=== TSEC_THI_CONT_SYNCPT_L1 ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

|-

−

| ~~0x538~~

+

| 0-9

−

| ~~HDCP_SESSION_CTRL~~

+

| TSEC_THI_CONT_SYNCPT_L1_INDEX

|-

−

| ~~0x53C~~

+

| 10

−

| ~~HDCP_COMPUTE_SPRIME~~

+

| TSEC_THI_CONT_SYNCPT_L1_COND

+

|}

+

=== TSEC_THI_METHOD0 ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

|-

−

| ~~0x540~~

+

| 0-11

−

| ~~HDCP_GET_CERT_RX~~

+

| TSEC_THI_METHOD0_OFFSET

−

|-

+

|}

−

| ~~0x544~~

+

−

~~| HDCP_EXCHANGE_INFO~~

+

Used to encode and send a method's ID over HOST1X to TSEC. This register mirrors the functionality of HOST1X's channel opcode submission.

+

The following methods are available:

+

{| class="wikitable" border="1"

+

! ID

+

! Method

|-

−

| ~~0x548~~

+

| 0x100

−

| ~~HDCP_DECRYPT_KM~~

+

| NOP

|-

−

| ~~0x54C~~

+

| 0x140

−

| ~~HDCP_GET_HPRIME~~

+

| PM_TRIGGER

|-

−

| ~~0x550~~

+

| 0x200

−

| ~~HDCP_GENERATE_EKH_KM~~

+

| SET_APPLICATION_ID

|-

−

| ~~0x554~~

+

| 0x204

−

| ~~HDCP_VERIFY_RTT_CHALLENGE~~

+

| SET_WATCHDOG_TIMER

|-

−

| ~~0x558~~

+

| 0x240

−

| ~~HDCP_GET_LPRIME~~

+

| SEMAPHORE_A

|-

−

| ~~0x55C~~

+

| 0x244

−

| ~~HDCP_DECRYPT_KS~~

+

| SEMAPHORE_B

|-

−

| ~~0x560~~

+

| 0x248

−

| ~~HDCP_DECRYPT~~

+

| SEMAPHORE_C

|-

−

| ~~0x564~~

+

| 0x24C

−

| ~~HDCP_GET_RRX~~

+

| CTX_SAVE_AREA

|-

−

| ~~0x568~~

+

| 0x250

−

| ~~HDCP_DECRYPT_REENCRYPT~~

+

| CTX_SWITCH

|-

−

| ~~0x56C~~

+

| 0x300

−

|

+

| EXECUTE

|-

−

| ~~0x570~~

+

| 0x304

−

|

+

| SEMAPHORE_D

|-

−

| ~~0x574~~

+

| 0x500

−

|

+

| HDCP_INIT

|-

−

| ~~0x578~~

+

| 0x504

−

|

+

| HDCP_CREATE_SESSION

|-

−

| ~~0x57C~~

+

| 0x508

−

|

+

| HDCP_VERIFY_CERT_RX

|-

−

| ~~0x700~~

+

| 0x50C

−

| ~~HDCP_VALIDATE_SRM~~

+

| HDCP_GENERATE_EKM

|-

−

| ~~0x704~~

+

| 0x510

−

| ~~HDCP_VALIDATE_STREAM~~

+

| HDCP_REVOCATION_CHECK

|-

−

| ~~0x708~~

+

| 0x514

−

| ~~HDCP_TEST_SECURE_STATUS~~

+

| HDCP_VERIFY_HPRIME

|-

−

| ~~0x70C~~

+

| 0x518

−

| ~~HDCP_SET_DCP_KPUB~~

+

| HDCP_ENCRYPT_PAIRING_INFO

|-

−

| ~~0x710~~

+

| 0x51C

−

| ~~HDCP_SET_RX_KPUB~~

+

| HDCP_DECRYPT_PAIRING_INFO

|-

−

| ~~0x714~~

+

| 0x520

−

| ~~HDCP_SET_CERT_RX~~

+

| HDCP_UPDATE_SESSION

|-

−

| ~~0x718~~

+

| 0x524

−

| ~~HDCP_SET_SCRATCH_BUFFER~~

+

| HDCP_GENERATE_LC_INIT

|-

−

| ~~0x71C~~

+

| 0x528

−

| ~~HDCP_SET_SRM~~

+

| HDCP_VERIFY_LPRIME

|-

−

| ~~0x720~~

+

| 0x52C

−

| ~~HDCP_SET_RECEIVER_ID_LIST~~

+

| HDCP_GENERATE_SKE_INIT

|-

−

| ~~0x724~~

+

| 0x530

−

| ~~HDCP_SET_SPRIME~~

+

| HDCP_VERIFY_VPRIME

|-

−

| ~~0x728~~

+

| 0x534

−

| ~~HDCP_SET_ENC_INPUT_BUFFER~~

+

| HDCP_ENCRYPTION_RUN_CTRL

|-

−

| ~~0x72C~~

+

| 0x538

−

| ~~HDCP_SET_ENC_OUTPUT_BUFFER~~

+

| HDCP_SESSION_CTRL

|-

−

| ~~0x730~~

+

| 0x53C

−

| ~~HDCP_GET_RTT_CHALLENGE~~

+

| HDCP_COMPUTE_SPRIME

|-

−

| ~~0x734~~

+

| 0x540

−

| ~~HDCP_STREAM_MANAGE~~

+

| HDCP_GET_CERT_RX

|-

−

| ~~0x738~~

+

| 0x544

−

| ~~HDCP_READ_CAPS~~

+

| HDCP_EXCHANGE_INFO

+

|-

+

| 0x548

+

| HDCP_DECRYPT_KM

|-

−

| ~~0x73C~~

+

| 0x54C

−

| ~~HDCP_ENCRYPT~~

+

| HDCP_GET_HPRIME

|-

−

| ~~0x740~~

+

| 0x550

−

| ~~[6.0.0+] HDCP_GET_CURRENT_NONCE~~

+

| HDCP_GENERATE_EKH_KM

|-

−

| ~~0x1114~~

+

| 0x554

−

| ~~PM_TRIGGER_END~~

+

| HDCP_VERIFY_RTT_CHALLENGE

−

|}

−

~~=== TSEC_THI_METHOD1 ===~~

−

~~{| class="wikitable" border="1"~~

−

~~! Bits~~

−

~~! Description~~

|-

−

| ~~0-31~~

+

| 0x558

−

| ~~TSEC_THI_METHOD1_DATA~~

+

| HDCP_GET_LPRIME

−

|}

−

~~Used to encode and send a method's data over HOST1X to TSEC. This register mirrors the functionality of HOST1X's channel opcode submission.~~

−

~~=== TSEC_THI_INT_STATUS ===~~

−

~~{| class="wikitable" border="1"~~

−

~~! Bits~~

−

~~! Description~~

|-

−

| 0

+

| 0x55C

−

| ~~TSEC_THI_INT_STATUS_FALCON_INT~~

+

| HDCP_DECRYPT_KS

−

|}

−

~~=== TSEC_THI_INT_MASK ===~~

−

~~{| class="wikitable" border="1"~~

−

~~! Bits~~

−

~~! Description~~

|-

−

| 0

+

| 0x560

−

| ~~TSEC_THI_INT_MASK_FALCON_INT~~

+

| HDCP_DECRYPT

−

|}

−

~~=== FALCON_IRQSSET ===~~

−

~~{| class="wikitable" border="1"~~

−

~~! Bits~~

−

~~! Description~~

|-

−

| 0

+

| 0x564

−

| ~~FALCON_IRQSSET_GPTMR~~

+

| HDCP_GET_RRX

|-

−

| 1

+

| 0x568

−

| ~~FALCON_IRQSSET_WDTMR~~

+

| HDCP_DECRYPT_REENCRYPT

|-

−

| 2

+

| 0x56C

−

| ~~FALCON_IRQSSET_MTHD~~

+

|

|-

−

| 3

+

| 0x570

−

| ~~FALCON_IRQSSET_CTXSW~~

+

|

|-

−

| 4

+

| 0x574

−

| ~~FALCON_IRQSSET_HALT~~

+

| HDCP_DECRYPT_STORED_KM

|-

−

| 5

+

| 0x578

−

| ~~FALCON_IRQSSET_EXTERR~~

+

| HDCP_GET_CURRENT_RESOLUTION

|-

−

| 6

+

| 0x57C

−

| ~~FALCON_IRQSSET_SWGEN0~~

+

| HDCP_GET_CURRENT_VERSION

|-

−

| 7

+

| 0x700

−

| ~~FALCON_IRQSSET_SWGEN1~~

+

| HDCP_VALIDATE_SRM

|-

−

| ~~8-15~~

+

| 0x704

−

| ~~FALCON_IRQSSET_EXT~~

+

| HDCP_VALIDATE_STREAM

|-

−

| 16

+

| 0x708

−

| ~~FALCON_IRQSSET_DMA~~

+

| HDCP_TEST_SECURE_STATUS

−

|}

+

|-

−

+

| 0x70C

−

~~Used for setting Falcon's IRQs.~~

+

| HDCP_SET_DCP_KPUB

−

~~=== FALCON_IRQSCLR ===~~

−

{| ~~class="wikitable" border="1"~~

−

~~! Bits~~

−

~~! Description~~

|-

−

| 0

+

| 0x710

−

| ~~FALCON_IRQSCLR_GPTMR~~

+

| HDCP_SET_RX_KPUB

|-

−

| 1

+

| 0x714

−

| ~~FALCON_IRQSCLR_WDTMR~~

+

| HDCP_SET_CERT_RX

|-

−

| 2

+

| 0x718

−

| ~~FALCON_IRQSCLR_MTHD~~

+

| HDCP_SET_SCRATCH_BUFFER

|-

−

| 3

+

| 0x71C

−

| ~~FALCON_IRQSCLR_CTXSW~~

+

| HDCP_SET_SRM

|-

−

| 4

+

| 0x720

−

| ~~FALCON_IRQSCLR_HALT~~

+

| HDCP_SET_RECEIVER_ID_LIST

|-

−

| 5

+

| 0x724

−

| ~~FALCON_IRQSCLR_EXTERR~~

+

| HDCP_SET_SPRIME

|-

−

| 6

+

| 0x728

−

| ~~FALCON_IRQSCLR_SWGEN0~~

+

| HDCP_SET_ENC_INPUT_BUFFER

|-

−

| 7

+

| 0x72C

−

| ~~FALCON_IRQSCLR_SWGEN1~~

+

| HDCP_SET_ENC_OUTPUT_BUFFER

|-

−

| ~~8-15~~

+

| 0x730

−

| ~~FALCON_IRQSCLR_EXT~~

+

| HDCP_GET_RTT_CHALLENGE

|-

−

| 16

+

| 0x734

−

| ~~FALCON_IRQSCLR_DMA~~

+

| HDCP_STREAM_MANAGE

−

|}

−

~~Used for clearing Falcon's IRQs.~~

−

~~=== FALCON_IRQSTAT ===~~

−

~~{| class="wikitable" border="1"~~

−

~~! Bits~~

−

~~! Description~~

|-

−

| 0

+

| 0x738

−

| ~~FALCON_IRQSTAT_GPTMR~~

+

| HDCP_READ_CAPS

|-

−

| 1

+

| 0x73C

−

| ~~FALCON_IRQSTAT_WDTMR~~

+

| HDCP_ENCRYPT

|-

−

| 2

+

| 0x740

−

| ~~FALCON_IRQSTAT_MTHD~~

+

| [6.0.0+] HDCP_GET_CURRENT_NONCE

|-

−

| 3

+

| 0x1114

−

| ~~FALCON_IRQSTAT_CTXSW~~

+

| PM_TRIGGER_END

−

|-

−

~~| 4~~

−

~~| FALCON_IRQSTAT_HALT~~

−

|-

−

~~| 5~~

−

~~| FALCON_IRQSTAT_EXTERR~~

−

|-

−

~~| 6~~

−

~~| FALCON_IRQSTAT_SWGEN0~~

−

|-

−

~~| 7~~

−

~~| FALCON_IRQSTAT_SWGEN1~~

−

|-

−

~~| 8-15~~

−

~~| FALCON_IRQSTAT_EXT~~

−

|-

−

~~| 16~~

−

~~| FALCON_IRQSTAT_DMA~~

|}

−

~~Used for getting the status of Falcon's IRQs.~~

+

=== TSEC_THI_METHOD1 ===

−

=== ~~FALCON_IRQMODE~~ ===

{| class="wikitable" border="1"

! Bits

! Description

|-

−

| 0

+

| 0-31

−

| ~~FALCON_IRQMODE_LVL_GPTMR~~

+

| TSEC_THI_METHOD1_DATA

−

|-

+

|}

−

| 1

+

−

~~| FALCON_IRQMODE_LVL_WDTMR~~

+

Used to encode and send a method's data over HOST1X to TSEC. This register mirrors the functionality of HOST1X's channel opcode submission.

+

=== TSEC_THI_CONTEXT_SWITCH ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

|-

−

| 2

+

| 0-27

−

| ~~FALCON_IRQMODE_LVL_MTHD~~

+

| TSEC_THI_CONTEXT_SWITCH_PTR

|-

−

| 3

+

| 30-31

−

| ~~FALCON_IRQMODE_LVL_CTXSW~~

+

| TSEC_THI_CONTEXT_SWITCH_TARGET

+

|}

+

=== TSEC_THI_INT_STATUS ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

|-

−

| 4

+

| 0

−

| ~~FALCON_IRQMODE_LVL_HALT~~

+

| TSEC_THI_INT_STATUS_FALCON_INT

+

|}

+

=== TSEC_THI_INT_MASK ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

|-

−

| 5

+

| 0

−

| ~~FALCON_IRQMODE_LVL_EXTERR~~

+

| TSEC_THI_INT_MASK_FALCON_INT

−

|-

−

~~| 6~~

−

~~| FALCON_IRQMODE_LVL_SWGEN0~~

−

|-

−

~~| 7~~

−

~~| FALCON_IRQMODE_LVL_SWGEN1~~

−

|-

−

~~| 8-15~~

−

~~| FALCON_IRQMODE_LVL_EXT~~

−

|-

−

~~| 16~~

−

~~| FALCON_IRQMODE_LVL_DMA~~

|}

−

~~Used for changing the mode Falcon's IRQs. A value of 1 means level triggered while a value of 0 means edge triggered.~~

+

=== TSEC_THI_CONFIG0 ===

−

=== ~~FALCON_IRQMSET~~ ===

{| class="wikitable" border="1"

! Bits

Line 1,336: Line 1,290:

|-

| 0

−

| ~~FALCON_IRQMSET_GPTMR~~

+

| TSEC_THI_CONFIG0_RETURN_SYNCPT_ON_ERR

|-

−

| 1

+

| 4

−

| ~~FALCON_IRQMSET_WDTMR~~

+

| TSEC_THI_CONFIG0_IDLE_SYNCPT_INC_ENG

+

|}

+

=== TSEC_THI_DBG_MISC ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0

+

| TSEC_THI_DBG_MISC_CLIENT_IDLE_STATUS

+

|-

+

| 1

+

| TSEC_THI_DBG_MISC_THI_IDLE_STATUS

|-

| 2

−

| ~~FALCON_IRQMSET_MTHD~~

+

| TSEC_THI_DBG_MISC_THI_SYNCPT_PENDING_STATUS

|-

| 3

−

| ~~FALCON_IRQMSET_CTXSW~~

+

| TSEC_THI_DBG_MISC_THI_IDLE_EN

+

|}

+

=== TSEC_THI_SLCG_OVERRIDE_HIGH_A ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

|-

−

| 4

+

| 0-7

−

| ~~FALCON_IRQMSET_HALT~~

+

| TSEC_THI_SLCG_OVERRIDE_HIGH_A_REG

+

|}

+

=== TSEC_THI_SLCG_OVERRIDE_LOW_A ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

|-

−

| 5

+

| 0-31

−

| ~~FALCON_IRQMSET_EXTERR~~

+

| TSEC_THI_SLCG_OVERRIDE_LOW_A_REG

+

|}

+

=== TSEC_THI_CLK_OVERRIDE ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

|-

−

| 6

+

| 0-31

−

~~| FALCON_IRQMSET_SWGEN0~~

+

| TSEC_THI_CLK_OVERRIDE_CYA

−

|-

−

| 7

−

~~| FALCON_IRQMSET_SWGEN1~~

−

|-

−

~~| 8-15~~

−

~~| FALCON_IRQMSET_EXT~~

−

|-

−

~~| 16~~

−

~~| FALCON_IRQMSET_DMA~~

|}

−

~~Used for setting the mask for Falcon's IRQs.~~

+

=== TSEC_FALCON_IRQSSET ===

−

=== ~~FALCON_IRQMCLR~~ ===

{| class="wikitable" border="1"

! Bits

Line 1,374: Line 1,347:

|-

| 0

−

| ~~FALCON_IRQMCLR_GPTMR~~

+

| TSEC_FALCON_IRQSSET_GPTMR

|-

| 1

−

| ~~FALCON_IRQMCLR_WDTMR~~

+

| TSEC_FALCON_IRQSSET_WDTMR

|-

| 2

−

| ~~FALCON_IRQMCLR_MTHD~~

+

| TSEC_FALCON_IRQSSET_MTHD

|-

| 3

−

| ~~FALCON_IRQMCLR_CTXSW~~

+

| TSEC_FALCON_IRQSSET_CTXSW

|-

| 4

−

| ~~FALCON_IRQMCLR_HALT~~

+

| TSEC_FALCON_IRQSSET_HALT

|-

| 5

−

| ~~FALCON_IRQMCLR_EXTERR~~

+

| TSEC_FALCON_IRQSSET_EXTERR

|-

| 6

−

| ~~FALCON_IRQMCLR_SWGEN0~~

+

| TSEC_FALCON_IRQSSET_SWGEN0

|-

| 7

−

| ~~FALCON_IRQMCLR_SWGEN1~~

+

| TSEC_FALCON_IRQSSET_SWGEN1

|-

| 8-15

−

| ~~FALCON_IRQMCLR_EXT~~

+

| TSEC_FALCON_IRQSSET_EXT

|-

| 16

−

| ~~FALCON_IRQMCLR_DMA~~

+

| TSEC_FALCON_IRQSSET_DMA

|}

−

Used for ~~clearing the mask for~~ Falcon's IRQs.

+

Used for setting Falcon's IRQs.

−

=== ~~FALCON_IRQMASK~~ ===

+

=== TSEC_FALCON_IRQSCLR ===

{| class="wikitable" border="1"

! Bits

Line 1,412: Line 1,385:

|-

| 0

−

| ~~FALCON_IRQMASK_GPTMR~~

+

| TSEC_FALCON_IRQSCLR_GPTMR

|-

| 1

−

| ~~FALCON_IRQMASK_WDTMR~~

+

| TSEC_FALCON_IRQSCLR_WDTMR

|-

| 2

−

| ~~FALCON_IRQMASK_MTHD~~

+

| TSEC_FALCON_IRQSCLR_MTHD

|-

| 3

−

| ~~FALCON_IRQMASK_CTXSW~~

+

| TSEC_FALCON_IRQSCLR_CTXSW

|-

| 4

−

| ~~FALCON_IRQMASK_HALT~~

+

| TSEC_FALCON_IRQSCLR_HALT

|-

| 5

−

| ~~FALCON_IRQMASK_EXTERR~~

+

| TSEC_FALCON_IRQSCLR_EXTERR

|-

| 6

−

| ~~FALCON_IRQMASK_SWGEN0~~

+

| TSEC_FALCON_IRQSCLR_SWGEN0

|-

| 7

−

| ~~FALCON_IRQMASK_SWGEN1~~

+

| TSEC_FALCON_IRQSCLR_SWGEN1

|-

| 8-15

−

| ~~FALCON_IRQMASK_EXT~~

+

| TSEC_FALCON_IRQSCLR_EXT

|-

| 16

−

| ~~FALCON_IRQMASK_DMA~~

+

| TSEC_FALCON_IRQSCLR_DMA

|}

−

Used for ~~getting the value of the mask for~~ Falcon's IRQs.

+

Used for clearing Falcon's IRQs.

−

=== ~~FALCON_IRQDEST~~ ===

+

=== TSEC_FALCON_IRQSTAT ===

{| class="wikitable" border="1"

! Bits

Line 1,450: Line 1,423:

|-

| 0

−

| ~~FALCON_IRQDEST_HOST_GPTMR~~

+

| TSEC_FALCON_IRQSTAT_GPTMR

|-

| 1

−

| ~~FALCON_IRQDEST_HOST_WDTMR~~

+

| TSEC_FALCON_IRQSTAT_WDTMR

|-

| 2

−

| ~~FALCON_IRQDEST_HOST_MTHD~~

+

| TSEC_FALCON_IRQSTAT_MTHD

|-

| 3

−

| ~~FALCON_IRQDEST_HOST_CTXSW~~

+

| TSEC_FALCON_IRQSTAT_CTXSW

|-

| 4

−

| ~~FALCON_IRQDEST_HOST_HALT~~

+

| TSEC_FALCON_IRQSTAT_HALT

|-

| 5

−

| ~~FALCON_IRQDEST_HOST_EXTERR~~

+

| TSEC_FALCON_IRQSTAT_EXTERR

|-

| 6

−

| ~~FALCON_IRQDEST_HOST_SWGEN0~~

+

| TSEC_FALCON_IRQSTAT_SWGEN0

|-

| 7

−

| ~~FALCON_IRQDEST_HOST_SWGEN1~~

+

| TSEC_FALCON_IRQSTAT_SWGEN1

|-

| 8-15

−

| ~~FALCON_IRQDEST_HOST_EXT~~

+

| TSEC_FALCON_IRQSTAT_EXT

|-

| 16

−

| ~~FALCON_IRQDEST_TARGET_GPTMR~~

+

| TSEC_FALCON_IRQSTAT_DMA

+

|}

+

Used for getting the status of Falcon's IRQs.

+

=== TSEC_FALCON_IRQMODE ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

|-

−

| 17

+

| 0

−

| ~~FALCON_IRQDEST_TARGET_WDTMR~~

+

| TSEC_FALCON_IRQMODE_LVL_GPTMR

|-

−

| 18

+

| 1

−

| ~~FALCON_IRQDEST_TARGET_MTHD~~

+

| TSEC_FALCON_IRQMODE_LVL_WDTMR

|-

−

| 19

+

| 2

−

| ~~FALCON_IRQDEST_TARGET_CTXSW~~

+

| TSEC_FALCON_IRQMODE_LVL_MTHD

|-

−

| 20

+

| 3

−

| ~~FALCON_IRQDEST_TARGET_HALT~~

+

| TSEC_FALCON_IRQMODE_LVL_CTXSW

|-

−

| 21

+

| 4

−

| ~~FALCON_IRQDEST_TARGET_EXTERR~~

+

| TSEC_FALCON_IRQMODE_LVL_HALT

|-

−

| 22

+

| 5

−

| ~~FALCON_IRQDEST_TARGET_SWGEN0~~

+

| TSEC_FALCON_IRQMODE_LVL_EXTERR

|-

−

| 23

+

| 6

−

| ~~FALCON_IRQDEST_TARGET_SWGEN1~~

+

| TSEC_FALCON_IRQMODE_LVL_SWGEN0

|-

−

| ~~24-31~~

+

| 7

−

| ~~FALCON_IRQDEST_TARGET_EXT~~

+

| TSEC_FALCON_IRQMODE_LVL_SWGEN1

−

|}

−

~~Used for routing Falcon's IRQs.~~

−

~~=== FALCON_IRQDEST2 ===~~

−

~~{| class="wikitable" border="1"~~

−

~~! Bits~~

−

~~! Description~~

|-

−

| 0

+

| 8-15

−

| ~~FALCON_IRQDEST2_HOST_DMA~~

+

| TSEC_FALCON_IRQMODE_LVL_EXT

|-

| 16

−

| ~~FALCON_IRQDEST2_TARGET_DMA~~

+

| TSEC_FALCON_IRQMODE_LVL_DMA

|}

−

Used for ~~routing~~ Falcon's IRQs.

+

Used for changing the mode Falcon's IRQs. A value of 1 means level triggered while a value of 0 means edge triggered.

−

=== ~~FALCON_MAILBOX0~~ ===

+

=== TSEC_FALCON_IRQMSET ===

{| class="wikitable" border="1"

! Bits

! Description

|-

−

| 0-31

+

| 0

−

| ~~FALCON_MAILBOX0_DATA~~

+

| TSEC_FALCON_IRQMSET_GPTMR

−

|}

+

|-

−

+

| 1

−

~~Scratch register for reading/writing data to Falcon.~~

+

| TSEC_FALCON_IRQMSET_WDTMR

−

+

|-

−

~~=== FALCON_MAILBOX1 ===~~

+

| 2

−

{| ~~class="wikitable" border="1"~~

+

| TSEC_FALCON_IRQMSET_MTHD

−

~~! Bits~~

+

|-

−

~~! Description~~

+

| 3

+

| TSEC_FALCON_IRQMSET_CTXSW

+

|-

+

| 4

+

| TSEC_FALCON_IRQMSET_HALT

+

|-

+

| 5

+

| TSEC_FALCON_IRQMSET_EXTERR

+

|-

+

| 6

+

| TSEC_FALCON_IRQMSET_SWGEN0

+

|-

+

| 7

+

| TSEC_FALCON_IRQMSET_SWGEN1

+

|-

+

| 8-15

+

| TSEC_FALCON_IRQMSET_EXT

|-

−

| ~~0-31~~

+

| 16

−

| ~~FALCON_MAILBOX1_DATA~~

+

| TSEC_FALCON_IRQMSET_DMA

|}

−

~~Scratch register~~ for ~~reading/writing data to~~ Falcon.

+

Used for setting the mask for Falcon's IRQs.

−

=== ~~FALCON_ITFEN~~ ===

+

=== TSEC_FALCON_IRQMCLR ===

{| class="wikitable" border="1"

! Bits

Line 1,548: Line 1,537:

|-

| 0

−

| ~~FALCON_ITFEN_CTXEN~~

+

| TSEC_FALCON_IRQMCLR_GPTMR

|-

| 1

−

| ~~FALCON_ITFEN_MTHDEN~~

+

| TSEC_FALCON_IRQMCLR_WDTMR

−

|}

+

|-

−

+

| 2

−

~~Used for enabling/disabling Falcon interfaces.~~

+

| TSEC_FALCON_IRQMCLR_MTHD

−

~~=== FALCON_IDLESTATE ===~~

−

{| ~~class="wikitable" border="1"~~

−

~~! Bits~~

−

~~! Description~~

|-

−

| 0

+

| 3

−

| ~~FALCON_IDLESTATE_FALCON_BUSY~~

+

| TSEC_FALCON_IRQMCLR_CTXSW

|-

−

| 1-15

+

| 4

−

| ~~FALCON_IDLESTATE_EXT_BUSY~~

+

| TSEC_FALCON_IRQMCLR_HALT

−

|}

+

|-

−

+

| 5

−

Used for ~~detecting if~~ Falcon ~~is busy or not~~.

+

| TSEC_FALCON_IRQMCLR_EXTERR

+

|-

+

| 6

+

| TSEC_FALCON_IRQMCLR_SWGEN0

+

|-

+

| 7

+

| TSEC_FALCON_IRQMCLR_SWGEN1

+

|-

+

| 8-15

+

| TSEC_FALCON_IRQMCLR_EXT

+

|-

+

| 16

+

| TSEC_FALCON_IRQMCLR_DMA

+

|}

+

Used for clearing the mask for Falcon's IRQs.

−

=== ~~FALCON_DEBUG1~~ ===

+

=== TSEC_FALCON_IRQMASK ===

{| class="wikitable" border="1"

! Bits

! Description

|-

−

| 0-15

+

| 0

−

| ~~FALCON_DEBUG1_MTHD_DRAIN_TIME~~

+

| TSEC_FALCON_IRQMASK_GPTMR

+

|-

+

| 1

+

| TSEC_FALCON_IRQMASK_WDTMR

+

|-

+

| 2

+

| TSEC_FALCON_IRQMASK_MTHD

+

|-

+

| 3

+

| TSEC_FALCON_IRQMASK_CTXSW

+

|-

+

| 4

+

| TSEC_FALCON_IRQMASK_HALT

+

|-

+

| 5

+

| TSEC_FALCON_IRQMASK_EXTERR

+

|-

+

| 6

+

| TSEC_FALCON_IRQMASK_SWGEN0

+

|-

+

| 7

+

| TSEC_FALCON_IRQMASK_SWGEN1

+

|-

+

| 8-15

+

| TSEC_FALCON_IRQMASK_EXT

|-

| 16

−

| ~~FALCON_DEBUG1_CTXSW_MODE~~

+

| TSEC_FALCON_IRQMASK_DMA

−

|-

−

~~| 17~~

−

~~| FALCON_DEBUG1_TRACE_FORMAT~~

|}

−

=== ~~FALCON_DEBUGINFO~~ ===

+

Used for getting the value of the mask for Falcon's IRQs.

+

=== TSEC_FALCON_IRQDEST ===

{| class="wikitable" border="1"

! Bits

! Description

|-

−

| 0~~-31~~

+

| 0

−

| ~~FALCON_DEBUGINFO_DATA~~

+

| TSEC_FALCON_IRQDEST_HOST_GPTMR

−

|}

+

|-

−

~~Used for UCODE self revocation. This register takes the base address of the GSC carveout shifted right by 8.~~

−

~~[6.0.0+] [[NV_services|nvservices]] sets this to 0x8005FF00 >> 8 (physical DRAM address inside the GPU UCODE carveout) before starting the nvhost_tsec firmware.~~

−

~~=== FALCON_EXCI ===~~

−

~~{| class="wikitable" border="1"~~

−

~~! Bits~~

−

~~! Description~~

−

|-

−

~~| 0-19~~

−

~~| FALCON_EXCI_EXPC~~

−

|-

−

~~| 20-23~~

−

~~| FALCON_EXCI_EXCAUSE~~

−

~~0x00: TRAP0~~

−

~~0x01: TRAP1~~

−

~~0x02: TRAP2~~

−

~~0x03: TRAP3~~

−

~~0x08: ILL_INS (invalid opcode)~~

−

~~0x09: INV_INS (authentication entry)~~

−

~~0x0A: MISS_INS (page miss)~~

−

~~0x0B: DHIT_INS (page multiple hit)~~

−

~~0x0F: BRKPT_INS (breakpoint hit)~~

−

|}

−

~~Contains information about raised exceptions.~~

−

~~=== FALCON_SVEC_SPR ===~~

−

~~{| class="wikitable" border="1"~~

−

~~! Bits~~

−

~~! Description~~

−

|-

−

~~| 18~~

−

~~| FALCON_SVEC_SPR_SIGPASS~~

−

|}

−

~~=== FALCON_RSTAT0 ===~~

−

~~Mirror of the [[#FALCON_ICD_RDATA|ICD status register 0]].~~

−

~~=== FALCON_RSTAT3 ===~~

−

~~Mirror of the [[#FALCON_ICD_RDATA|ICD status register 3]].~~

−

~~=== FALCON_CPUCTL ===~~

−

~~{| class="wikitable" border="1"~~

−

~~! Bits~~

−

~~! Description~~

−

|-

−

~~| 0~~

−

~~| FALCON_CPUCTL_IINVAL~~

−

|-

| 1

−

| ~~FALCON_CPUCTL_STARTCPU~~

+

| TSEC_FALCON_IRQDEST_HOST_WDTMR

|-

| 2

−

| ~~FALCON_CPUCTL_SRESET~~

+

| TSEC_FALCON_IRQDEST_HOST_MTHD

|-

| 3

−

| ~~FALCON_CPUCTL_HRESET~~

+

| TSEC_FALCON_IRQDEST_HOST_CTXSW

|-

| 4

−

| ~~FALCON_CPUCTL_HALTED~~

+

| TSEC_FALCON_IRQDEST_HOST_HALT

|-

| 5

−

| ~~FALCON_CPUCTL_STOPPED~~

+

| TSEC_FALCON_IRQDEST_HOST_EXTERR

|-

| 6

−

| ~~FALCON_CPUCTL_ALIAS_EN~~

+

| TSEC_FALCON_IRQDEST_HOST_SWGEN0

+

|-

+

| 7

+

| TSEC_FALCON_IRQDEST_HOST_SWGEN1

+

|-

+

| 8-15

+

| TSEC_FALCON_IRQDEST_HOST_EXT

+

|-

+

| 16

+

| TSEC_FALCON_IRQDEST_TARGET_GPTMR

+

|-

+

| 17

+

| TSEC_FALCON_IRQDEST_TARGET_WDTMR

+

|-

+

| 18

+

| TSEC_FALCON_IRQDEST_TARGET_MTHD

+

|-

+

| 19

+

| TSEC_FALCON_IRQDEST_TARGET_CTXSW

+

|-

+

| 20

+

| TSEC_FALCON_IRQDEST_TARGET_HALT

+

|-

+

| 21

+

| TSEC_FALCON_IRQDEST_TARGET_EXTERR

+

|-

+

| 22

+

| TSEC_FALCON_IRQDEST_TARGET_SWGEN0

+

|-

+

| 23

+

| TSEC_FALCON_IRQDEST_TARGET_SWGEN1

+

|-

+

| 24-31

+

| TSEC_FALCON_IRQDEST_TARGET_EXT

|}

−

Used for ~~signaling the~~ Falcon ~~CPU~~.

+

Used for routing Falcon's IRQs.

−

=== ~~FALCON_BOOTVEC~~ ===

+

=== TSEC_FALCON_GPTMRINT ===

{| class="wikitable" border="1"

! Bits

Line 1,671: Line 1,675:

|-

| 0-31

−

| ~~FALCON_BOOTVEC_VEC~~

+

| TSEC_FALCON_GPTMRINT_VAL

|}

−

~~Takes the Falcon's boot vector address.~~

+

=== TSEC_FALCON_GPTMRVAL ===

−

=== ~~FALCON_HWCFG~~ ===

{| class="wikitable" border="1"

! Bits

! Description

|-

−

| 0-8

+

| 0-31

−

~~| FALCON_HWCFG_IMEM_SIZE~~

+

| TSEC_FALCON_GPTMRVAL_VAL

−

|-

−

~~| 9-17~~

−

~~| FALCON_HWCFG_DMEM_SIZE~~

−

|-

−

~~| 18-26~~

−

~~| FALCON_HWCFG_METHODFIFO_DEPTH~~

−

|-

−

~~| 27~~-31

−

| ~~FALCON_HWCFG_DMAQUEUE_DEPTH~~

|}

−

=== ~~FALCON_DMACTL~~ ===

+

=== TSEC_FALCON_GPTMRCTL ===

{| class="wikitable" border="1"

! Bits

Line 1,700: Line 1,693:

|-

| 0

−

| ~~FALCON_DMACTL_REQUIRE_CTX~~

+

| TSEC_FALCON_GPTMRCTL_GPTMREN

+

|}

+

=== TSEC_FALCON_PTIMER0 ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

|-

−

| 1

+

| 0-31

−

~~| FALCON_DMACTL_DMEM_SCRUBBING~~

+

| TSEC_FALCON_PTIMER0_VAL

+

|}

+

=== TSEC_FALCON_PTIMER1 ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

|-

−

| 2

+

| 0-31

−

~~| FALCON_DMACTL_IMEM_SCRUBBING~~

+

| TSEC_FALCON_PTIMER1_VAL

−

|-

−

~~| 3~~-6

−

~~| FALCON_DMACTL_DMAQ_NUM~~

−

|-

−

~~| 7~~

−

| ~~FALCON_DMACTL_SECURE_STAT~~

|}

−

~~Used for configuring the Falcon's DMA engine.~~

+

=== TSEC_FALCON_WDTMRVAL ===

−

=== ~~FALCON_DMATRFBASE~~ ===

{| class="wikitable" border="1"

! Bits

Line 1,723: Line 1,720:

|-

| 0-31

−

| ~~FALCON_DMATRFBASE_BASE~~

+

| TSEC_FALCON_WDTMRVAL_VAL

|}

−

~~Base address of the external memory buffer, shifted right by 8.~~

+

=== TSEC_FALCON_WDTMRCTL ===

−

~~The current transfer address is calculated by adding [[#FALCON_DMATRFFBOFFS|FALCON_DMATRFFBOFFS]] to the base.~~

−

=== ~~FALCON_DMATRFMOFFS~~ ===

{| class="wikitable" border="1"

! Bits

! Description

|-

−

| 0~~-15~~

+

| 0

−

| ~~FALCON_DMATRFMOFFS_OFFS~~

+

| TSEC_FALCON_WDTMRCTL_WDTMREN

|}

−

~~For transfers to DMEM: the destination address.~~

+

=== TSEC_FALCON_IRQDEST2 ===

−

~~For transfers to IMEM: the destination virtual IMEM page.~~

−

=== ~~FALCON_DMATRFCMD~~ ===

{| class="wikitable" border="1"

! Bits

Line 1,748: Line 1,738:

|-

| 0

−

| ~~FALCON_DMATRFCMD_FULL~~

+

| TSEC_FALCON_IRQDEST2_HOST_DMA

|-

−

| 1

+

| 16

−

| ~~FALCON_DMATRFCMD_IDLE~~

+

| TSEC_FALCON_IRQDEST2_TARGET_DMA

−

|-

−

~~| 2-3~~

−

~~| FALCON_DMATRFCMD_SEC~~

−

|-

−

~~| 4~~

−

~~| FALCON_DMATRFCMD_IMEM~~

−

|-

−

~~| 5~~

−

~~| FALCON_DMATRFCMD_WRITE~~

−

|-

−

~~| 8-10~~

−

~~| FALCON_DMATRFCMD_SIZE~~

−

|-

−

~~| 12-14~~

−

~~| FALCON_DMATRFCMD_CTXDMA~~

|}

−

Used for ~~configuring DMA transfers~~.

+

Used for routing Falcon's IRQs.

−

=== ~~FALCON_DMATRFFBOFFS~~ ===

+

=== TSEC_FALCON_MAILBOX0 ===

{| class="wikitable" border="1"

! Bits

! Description

|-

−

| 0-15

+

| 0-31

−

| ~~FALCON_DMATRFFBOFFS_OFFS~~

+

| TSEC_FALCON_MAILBOX0_DATA

|}

−

~~For transfers~~ to ~~IMEM: the destination physical IMEM page~~.

+

Scratch register for reading/writing data to Falcon.

−

=== ~~FALCON_DMAPOLL_FB~~ ===

+

=== TSEC_FALCON_MAILBOX1 ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-31

+

| TSEC_FALCON_MAILBOX1_DATA

+

|}

+

Scratch register for reading/writing data to Falcon.

+

=== TSEC_FALCON_ITFEN ===

{| class="wikitable" border="1"

! Bits

Line 1,788: Line 1,774:

|-

| 0

−

| ~~FALCON_DMAPOLL_FB_FENCE_ACTIVE~~

+

| TSEC_FALCON_ITFEN_CTXEN

|-

| 1

−

| ~~FALCON_DMAPOLL_FB_DMA_ACTIVE~~

+

| TSEC_FALCON_ITFEN_MTHDEN

−

|-

−

~~| 4~~

−

~~| FALCON_DMAPOLL_FB_CFG_R_FENCE~~

−

|-

−

~~| 5~~

−

~~| FALCON_DMAPOLL_FB_CFG_W_FENCE~~

−

|-

−

~~| 16-23~~

−

~~| FALCON_DMAPOLL_FB_WCOUNT~~

−

|-

−

~~| 24-31~~

−

~~| FALCON_DMAPOLL_FB_RCOUNT~~

|}

−

~~Contains the status of a DMA transfer between the~~ Falcon ~~and external memory~~.

+

Used for enabling/disabling Falcon interfaces.

−

=== ~~FALCON_DMAPOLL_CP~~ ===

+

=== TSEC_FALCON_IDLESTATE ===

{| class="wikitable" border="1"

! Bits

Line 1,814: Line 1,788:

|-

| 0

−

| ~~FALCON_DMAPOLL_CP_FENCE_ACTIVE~~

+

| TSEC_FALCON_IDLESTATE_FALCON_BUSY

|-

−

| 1

+

| 1-15

−

| ~~FALCON_DMAPOLL_CP_DMA_ACTIVE~~

+

| TSEC_FALCON_IDLESTATE_EXT_BUSY

−

|-

+

|}

−

| 4

+

−

~~| FALCON_DMAPOLL_CP_CFG_R_FENCE~~

+

Used for detecting if Falcon is busy or not.

+

=== TSEC_FALCON_CURCTX ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

|-

−

| 5

+

| 0-27

−

| ~~FALCON_DMAPOLL_CP_CFG_W_FENCE~~

+

| TSEC_FALCON_CURCTX_CTXPTR

|-

−

| 16-23

+

| 28-29

−

| ~~FALCON_DMAPOLL_CP_WCOUNT~~

+

| TSEC_FALCON_CURCTX_CTXTGT

|-

−

| ~~24-31~~

+

| 30

−

| ~~FALCON_DMAPOLL_CP_RCOUNT~~

+

| TSEC_FALCON_CURCTX_CTXVLD

|}

−

~~Contains the status of a DMA transfer between the Falcon and the SCP.~~

+

=== TSEC_FALCON_NXTCTX ===

−

=== ~~FALCON_HWCFG1~~ ===

{| class="wikitable" border="1"

! Bits

! Description

|-

−

| 0-3

+

| 0-27

−

| ~~FALCON_HWCFG1_CORE_REV~~

+

| TSEC_FALCON_NXTCTX_CTXPTR

|-

−

| 4-5

+

| 28-29

−

| ~~FALCON_HWCFG1_SECURITY_MODEL~~

+

| TSEC_FALCON_NXTCTX_CTXTGT

|-

−

| ~~6-7~~

+

| 30

−

| ~~FALCON_HWCFG1_CORE_REV_SUBVERSION~~

+

| TSEC_FALCON_NXTCTX_CTXVLD

+

|}

+

=== TSEC_FALCON_CTXACK ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

|-

−

| ~~8-11~~

+

| 0

−

| ~~FALCON_HWCFG1_IMEM_PORTS~~

+

| TSEC_FALCON_CTXACK_SAVE_ACK

|-

−

| ~~12-15~~

+

| 1

−

| ~~FALCON_HWCFG1_DMEM_PORTS~~

+

| TSEC_FALCON_CTXACK_REST_ACK

+

|}

+

=== TSEC_FALCON_FHSTATE ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

|-

−

| ~~16-20~~

+

| 0

−

| ~~FALCON_HWCFG1_TAG_WIDTH~~

+

| TSEC_FALCON_FHSTATE_FALCON_HALTED

|-

−

| 27

+

| 1-15

−

| ~~FALCON_HWCFG1_DBG_PRIV_BUS~~

+

| TSEC_FALCON_FHSTATE_EXT_HALTED

|-

−

| 28

+

| 16

−

| ~~FALCON_HWCFG1_CSB_SIZE_16M~~

+

| TSEC_FALCON_FHSTATE_ENGINE_FAULTED

|-

−

| 29

+

| 17

−

| ~~FALCON_HWCFG1_PRIV_DIRECT~~

+

| TSEC_FALCON_FHSTATE_STALL_REQ

−

|-

−

~~| 30~~

−

~~| FALCON_HWCFG1_DMEM_APERTURES~~

−

|-

−

~~| 31~~

−

~~| FALCON_HWCFG1_IMEM_AUTOFILL~~

|}

−

=== ~~FALCON_IMCTL~~ ===

+

=== TSEC_FALCON_PRIVSTATE ===

{| class="wikitable" border="1"

! Bits

! Description

|-

−

| 0~~-23~~

+

| 0

−

| ~~FALCON_IMCTL_ADDR_BLK~~

+

| TSEC_FALCON_PRIVSTATE_PRIV

−

|-

−

~~| 24-26~~

−

~~| FALCON_IMCTL_CMD~~

−

~~0x00: NOP~~

−

~~0x01: IMINV (ITLB)~~

−

~~0x02: IMBLK (PTLB)~~

−

~~0x03: IMTAG (VTLB)~~

−

~~0x04: IMTAG_SETVLD~~

|}

−

~~Controls the Falcon TLB.~~

+

=== TSEC_FALCON_MTHDDATA ===

−

=== ~~FALCON_IMSTAT~~ ===

{| class="wikitable" border="1"

! Bits

Line 1,898: Line 1,871:

|-

| 0-31

−

| ~~FALCON_IMSTAT_VAL~~

+

| TSEC_FALCON_MTHDDATA_DATA

|}

−

~~Returns the result of the last command from [[#FALCON_IMCTL|FALCON_IMCTL]].~~

+

=== TSEC_FALCON_MTHDID ===

−

=== ~~FALCON_TRACEIDX~~ ===

{| class="wikitable" border="1"

! Bits

! Description

|-

−

| 0-7

+

| 0-11

−

| ~~FALCON_TRACEIDX_IDX~~

+

| TSEC_FALCON_MTHDID_ID

|-

−

| 16-23

+

| 12-14

−

| ~~FALCON_TRACEIDX_MAXIDX~~

+

| TSEC_FALCON_MTHDID_SUBCH

+

|-

+

| 15

+

| TSEC_FALCON_MTHDID_PRIV

|-

−

| ~~24-31~~

+

| 16

−

| ~~FALCON_TRACEIDX_CNT~~

+

| TSEC_FALCON_MTHDID_WPEND

|}

−

~~Controls the index for tracing with [[#FALCON_TRACEPC|FALCON_TRACEPC]].~~

+

=== TSEC_FALCON_MTHDWDAT ===

−

=== ~~FALCON_TRACEPC~~ ===

{| class="wikitable" border="1"

! Bits

! Description

|-

−

| 0-23

+

| 0-31

−

| ~~FALCON_TRACEPC_PC~~

+

| TSEC_FALCON_MTHDWDAT_DATA

|}

−

~~Returns the PC of the last call or branch executed.~~

+

=== TSEC_FALCON_MTHDCOUNT ===

−

=== ~~FALCON_IMEMC0~~ ===

{| class="wikitable" border="1"

! Bits

! Description

|-

−

| ~~2-7~~

+

| 0-15

−

~~| FALCON_IMEMC_OFFS~~

+

| TSEC_FALCON_MTHDCOUNT_COUNT

−

|-

−

~~| 8~~-15

−

| ~~FALCON_IMEMC_BLK~~

−

|-

−

~~| 24~~

−

~~| FALCON_IMEMC_AINCW~~

−

|-

−

~~| 25~~

−

~~| FALCON_IMEMC_AINCR~~

−

|-

−

~~| 28~~

−

~~| FALCON_IMEMC_SECURE~~

−

|-

−

~~| 29~~

−

~~| FALCON_IMEMC_SEC_ATOMIC~~

−

|-

−

~~| 30~~

−

~~| FALCON_IMEMC_SEC_WR_VIO~~

−

|-

−

~~| 31~~

−

~~| FALCON_IMEMC_SEC_LOCK~~

|}

−

~~Used for configuring access to Falcon's IMEM.~~

+

=== TSEC_FALCON_MTHDPOP ===

−

=== ~~FALCON_IMEMD0~~ ===

{| class="wikitable" border="1"

! Bits

! Description

|-

−

| 0~~-31~~

+

| 0

−

| ~~FALCON_IMEMD_DATA~~

+

| TSEC_FALCON_MTHDPOP_POP

|}

−

~~Returns or takes the value for an IMEM read/write operation.~~

+

=== TSEC_FALCON_MTHDRAMSZ ===

−

=== ~~FALCON_IMEMT0~~ ===

{| class="wikitable" border="1"

! Bits

Line 1,980: Line 1,925:

|-

| 0-15

−

| ~~FALCON_IMEMT_TAG~~

+

| TSEC_FALCON_MTHDRAMSZ_RAMSZ

|}

−

~~Returns or takes the virtual page index for an IMEM read/write operation.~~

+

=== TSEC_FALCON_SFTRESET ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0

+

| TSEC_FALCON_SFTRESET_EXT

+

|}

−

=== ~~FALCON_DMEMC0~~ ===

+

=== TSEC_FALCON_OS ===

{| class="wikitable" border="1"

! Bits

! Description

|-

−

| 2-7

+

| 0-31

−

| ~~FALCON_DMEMC_OFFS~~

+

| TSEC_FALCON_OS_VERSION

+

|}

+

=== TSEC_FALCON_RM ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-31

+

| TSEC_FALCON_RM_CONFIG

+

|}

+

=== TSEC_FALCON_SOFT_PM ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-5

+

| TSEC_FALCON_SOFT_PM_PROBE

|-

−

| ~~8-15~~

+

| 16

−

| ~~FALCON_DMEMC_BLK~~

+

| TSEC_FALCON_SOFT_PM_TRIGGER_END

|-

−

| 24

+

| 17

−

| ~~FALCON_DMEMC_AINCW~~

+

| TSEC_FALCON_SOFT_PM_TRIGGER_START

+

|}

+

=== TSEC_FALCON_SOFT_MODE ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

|-

−

| 25

+

| 0-5

−

| ~~FALCON_DMEMC_AINCR~~

+

| TSEC_FALCON_SOFT_MODE_PROBE

|}

−

~~Used for configuring access to Falcon's DMEM.~~

+

=== TSEC_FALCON_DEBUG1 ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-15

+

| TSEC_FALCON_DEBUG1_MTHD_DRAIN_TIME

+

|-

+

| 16

+

| TSEC_FALCON_DEBUG1_CTXSW_MODE

+

|}

−

=== ~~FALCON_DMEMD0~~ ===

+

=== TSEC_FALCON_DEBUGINFO ===

{| class="wikitable" border="1"

! Bits

Line 2,011: Line 1,997:

|-

| 0-31

−

| ~~FALCON_DMEMD_DATA~~

+

| TSEC_FALCON_DEBUGINFO_DATA

|}

−

~~Returns or~~ takes the ~~value for a DMEM read/write operation~~.

+

Used for UCODE self revocation. This register takes the base address of the GSC carveout shifted right by 8.

+

[6.0.0+] [[NV_services|nvservices]] sets this to 0x8005FF00 >> 8 (physical DRAM address inside the GPU UCODE carveout) before starting the nvhost_tsec firmware.

−

=== ~~FALCON_ICD_CMD~~ ===

+

=== TSEC_FALCON_IBRKPT1 ===

{| class="wikitable" border="1"

! Bits

! Description

|-

−

| 0-3

+

| 0-23

−

| ~~FALCON_ICD_CMD_OPC~~

+

| TSEC_FALCON_IBRKPT1_PC

−

~~0x00: STOP~~

+

|-

−

~~0x01: RUN (run from PC)~~

+

| 29

−

~~0x02: JRUN (run from address)~~

+

| TSEC_FALCON_IBRKPT1_SUPPRESS

−

~~0x03: RUNB (run from PC)~~

+

|-

−

~~0x04: JRUNB (run from address)~~

+

| 30

−

~~0x05: STEP (step from PC)~~

+

| TSEC_FALCON_IBRKPT1_SKIP

−

~~0x06: JSTEP (step from address)~~

−

~~0x07: EMASK (set exception mask)~~

−

~~0x08: RREG (read register)~~

−

~~0x09: WREG (write register)~~

−

~~0x0A: RDM (read data memory)~~

−

~~0x0B: WDM (write data memory)~~

−

~~0x0C: RCM (read MMIO/configuration memory)~~

−

~~0x0D: WCM (write MMIO/configuration memory)~~

−

~~0x0E: RSTAT (read status)~~

−

~~0x0F: SBU~~

|-

−

| ~~6-7~~

+

| 31

−

| ~~FALCON_ICD_CMD_SZ~~

+

| TSEC_FALCON_IBRKPT1_EN

−

~~0x00: B (byte)~~

+

|}

−

~~0x01: HW (half word)~~

+

−

~~0x02: W (word)~~

+

=== TSEC_FALCON_IBRKPT2 ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

|-

−

| 8-12

+

| 0-23

−

| ~~FALCON_ICD_CMD_IDX~~

+

| TSEC_FALCON_IBRKPT2_PC

−

~~0x00: REG0 | RSTAT0 | WB0~~

−

~~0x01: REG1 | RSTAT1 | WB1~~

−

~~0x02: REG2 | RSTAT2 | WB2~~

−

~~0x03: REG3 | RSTAT3 | WB3~~

−

~~0x04: REG4 | RSTAT4~~

−

~~0x05: REG5 | RSTAT5~~

−

~~0x06: REG6~~

−

~~0x07: REG7~~

−

~~0x08: REG8~~

−

~~0x09: REG9~~

−

~~0x0A: REG10~~

−

~~0x0B: REG11~~

−

~~0x0C: REG12~~

−

~~0x0D: REG13~~

−

~~0x0E: REG14~~

−

~~0x0F: REG15~~

−

~~0x10: IV0~~

−

~~0x11: IV1~~

−

~~0x12: UNDEFINED~~

−

~~0x13: EV~~

−

~~0x14: SP~~

−

~~0x15: PC~~

−

~~0x16: IMB~~

−

~~0x17: DMB~~

−

~~0x18: CSW~~

−

~~0x19: CCR~~

−

~~0x1A: SEC~~

−

~~0x1B: CTX~~

−

~~0x1C: EXCI~~

−

~~0x1D: SEC1~~

−

~~0x1E: IMB1~~

−

~~0x1F: DMB1~~

|-

−

| 14

+

| 29

−

| ~~FALCON_ICD_CMD_ERROR~~

+

| TSEC_FALCON_IBRKPT2_SUPPRESS

|-

−

| 15

+

| 30

−

| ~~FALCON_ICD_CMD_RDVLD~~

+

| TSEC_FALCON_IBRKPT2_SKIP

|-

−

| ~~16-~~31

+

| 31

−

| ~~FALCON_ICD_CMD_PARM~~

+

| TSEC_FALCON_IBRKPT2_EN

−

~~0x0001: EMASK_TRAP0~~

+

|}

−

~~0x0002: EMASK_TRAP1~~

+

−

~~0x0004: EMASK_TRAP2~~

+

=== TSEC_FALCON_CGCTL ===

−

~~0x0008: EMASK_TRAP3~~

+

{| class="wikitable" border="1"

−

~~0x0010: EMASK_EXC_UNIMP~~

+

! Bits

−

~~0x0020: EMASK_EXC_IMISS~~

+

! Description

−

~~0x0040: EMASK_EXC_IMHIT~~

+

|-

−

~~0x0080: EMASK_EXC_IBREAK~~

+

| 0

−

~~0x0100: EMASK_IV0~~

+

| TSEC_FALCON_CGCTL_CG_OVERRIDE

−

~~0x0200: EMASK_IV1~~

−

~~0x0400: EMASK_IV2~~

−

~~0x0800: EMASK_EXT0~~

−

~~0x1000: EMASK_EXT1~~

−

~~0x2000: EMASK_EXT2~~

−

~~0x4000: EMASK_EXT3~~

−

~~0x8000: EMASK_EXT4~~

|}

−

~~Used for sending commands to the Falcon's in-chip debugger.~~

+

=== TSEC_FALCON_ENGCTL ===

−

=== ~~FALCON_ICD_ADDR~~ ===

{| class="wikitable" border="1"

! Bits

! Description

|-

−

| 0-31

+

| 0

−

| ~~FALCON_ICD_ADDR_ADDR~~

+

| TSEC_FALCON_ENGCTL_INV_CONTEXT

+

|-

+

| 1

+

| TSEC_FALCON_ENGCTL_SET_STALLREQ

+

|-

+

| 2

+

| TSEC_FALCON_ENGCTL_CLR_STALLREQ

+

|-

+

| 3

+

| TSEC_FALCON_ENGCTL_SWITCH_CONTEXT

+

|-

+

| 8

+

| TSEC_FALCON_ENGCTL_STALLREQ

+

|-

+

| 9

+

| TSEC_FALCON_ENGCTL_STALLACK

|}

−

~~Takes the target address for the Falcon's in-chip debugger.~~

+

=== TSEC_FALCON_PMM ===

−

=== ~~FALCON_ICD_WDATA~~ ===

{| class="wikitable" border="1"

! Bits

! Description

|-

−

| 0-31

+

| 0-4

−

| ~~FALCON_ICD_WDATA_DATA~~

+

| TSEC_FALCON_PMM_FALCON_STALL_SEL

−

|}

+

0x00: ANY

−

+

0x01: CODE

−

~~Takes the data for writing using the Falcon's in-chip debugger.~~

+

0x02: DMAQ

−

+

0x03: DMFENCE

−

~~=== FALCON_ICD_RDATA ===~~

+

0x04: DMWAIT

−

~~{| class="wikitable" border="1"~~

+

0x05: IMWAIT

−

! ~~Bits~~

+

0x06: IPND

−

! ~~Description~~

+

0x07: LDSTQ

+

0x08: SB

+

0x09: ANY_SC

+

0x0A: CODE_SC

+

0x0B: DMAQ_SC

+

0x0C: DMFENCE_SC

+

0x0D: DMWAIT_SC

+

0x0E: IMWAIT_SC

+

0x0F: IPND_SC

+

0x10: LDSTQ_SC

+

0x11: SB_SC

|-

−

| 0-31

+

| 5-7

−

| ~~FALCON_ICD_RDATA_DATA~~

+

| TSEC_FALCON_PMM_FALCON_IDLE_SEL

+

0x00: WAITING

+

0x01: ENG_IDLE

+

0x02: MTHD_FULL

+

0x03: WAITING_SC

+

0x04: ENG_IDLE_SC

+

0x05: MTHD_FULL_SC

+

|-

+

| 8-11

+

| TSEC_FALCON_PMM_FALCON_SOFTPM0_SEL

+

0x00: 0

+

0x01: 1

+

0x02: 2

+

0x03: 3

+

0x04: 4

+

0x05: 5

+

0x06: 0_SC

+

0x07: 1_SC

+

0x08: 2_SC

+

0x09: 3_SC

+

0x0A: 4_SC

+

0x0B: 5_SC

+

|-

+

| 12-15

+

| TSEC_FALCON_PMM_FALCON_SOFTPM1_SEL

+

0x00: 0

+

|-

+

| 17-19

+

| TSEC_FALCON_PMM_TFBIF_DSTAT_SEL

+

0x00: 1KTRANSFER

+

0x01: RREQ

+

0x02: WREQ

+

0x03: TWREQ

+

0x04: 1KTRANSFER_SC

+

0x05: RREQ_SC

+

0x06: WREQ_SC

+

0x07: TWREQ_SC

+

|-

+

| 20-23

+

| TSEC_FALCON_PMM_TFBIF_STALL0_SEL

+

0x00: RDATQ_FULL

+

0x01: RACKQ_FULL

+

0x02: WREQQ_FULL

+

0x03: WDATQ_FULL

+

0x04: WACKQ_FULL

+

0x05: MREQQ_FULL

+

0x06: RREQ_PEND

+

0x07: WREQ_PEND

+

0x08: RDATQ_FULL_SC

+

0x09: RACKQ_FULL_SC

+

0x0A: WREQQ_FULL_SC

+

0x0B: WDATQ_FULL_SC

+

0x0C: WACKQ_FULL_SC

+

0x0D: MREQQ_FULL_SC

+

0x0E: RREQ_PEND_SC

+

0x0F: WREQ_PEND_SC

+

|-

+

| 24-27

+

| TSEC_FALCON_PMM_TFBIF_STALL1_SEL

+

0x00: RDATQ_FULL

+

|-

+

| 28-31

+

| TSEC_FALCON_PMM_TFBIF_STALL2_SEL

+

0x00: RDATQ_FULL

|}

−

~~Returns the data read using the Falcon's in-chip debugger.~~

+

=== TSEC_FALCON_ADDR ===

−

~~When reading from an internal status register (STAT), the following applies:~~

{| class="wikitable" border="1"

! Bits

! Description

|-

−

| 0

+

| 0-5

−

| ~~RSTAT0_MEM_STALL~~

+

| TSEC_FALCON_ADDR_LSB

|-

−

| 1

+

| 6-11

−

~~| RSTAT0_DMA_STALL~~

+

| TSEC_FALCON_ADDR_MSB

+

|}

+

=== TSEC_FALCON_IBRKPT3 ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

|-

−

| 2

+

| 0-23

−

| ~~RSTAT0_FENCE_STALL~~

+

| TSEC_FALCON_IBRKPT3_PC

|-

−

| 3

+

| 29

−

| ~~RSTAT0_DIV_STALL~~

+

| TSEC_FALCON_IBRKPT3_SUPPRESS

|-

−

| 4

+

| 30

−

| ~~RSTAT0_DMA_STALL_DMAQ~~

+

| TSEC_FALCON_IBRKPT3_SKIP

|-

−

| 5

+

| 31

−

| ~~RSTAT0_DMA_STALL_DMWAITING~~

+

| TSEC_FALCON_IBRKPT3_EN

+

|}

+

=== TSEC_FALCON_IBRKPT4 ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

|-

−

| 6

+

| 0-23

−

| ~~RSTAT0_DMA_STALL_IMWAITING~~

+

| TSEC_FALCON_IBRKPT4_PC

|-

−

| 7

+

| 29

−

| ~~RSTAT0_ANY_STALL~~

+

| TSEC_FALCON_IBRKPT4_SUPPRESS

|-

−

| 8

+

| 30

−

| ~~RSTAT0_SBFULL_STALL~~

+

| TSEC_FALCON_IBRKPT4_SKIP

|-

−

| 9

+

| 31

−

| ~~RSTAT0_SBHIT_STALL~~

+

| TSEC_FALCON_IBRKPT4_EN

+

|}

+

=== TSEC_FALCON_IBRKPT5 ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

|-

−

| 10

+

| 0-23

−

| ~~RSTAT0_FLOW_STALL~~

+

| TSEC_FALCON_IBRKPT5_PC

|-

−

| 11

+

| 29

−

| ~~RSTAT0_SP_STALL~~

+

| TSEC_FALCON_IBRKPT5_SUPPRESS

|-

−

| 12

+

| 30

−

| ~~RSTAT0_BL_STALL~~

+

| TSEC_FALCON_IBRKPT5_SKIP

|-

−

| 13

+

| 31

−

| ~~RSTAT0_IPND_STALL~~

+

| TSEC_FALCON_IBRKPT5_EN

+

|}

+

=== TSEC_FALCON_EXCI ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

|-

−

| 14

+

| 0-19

−

| ~~RSTAT0_LDSTQ_STALL~~

+

| TSEC_FALCON_EXCI_EXPC

|-

−

~~| 16~~

+

| 20-23

−

~~| RSTAT0_NOINSTR_STALL~~

+

| TSEC_FALCON_EXCI_EXCAUSE

−

|-

+

0x00: TRAP0

−

| 20

+

0x01: TRAP1

−

~~| RSTAT0_HALTSTOP_FLUSH~~

+

0x02: TRAP2

−

|-

+

0x03: TRAP3

−

~~| 21~~

+

0x08: ILL_INS (invalid opcode)

−

~~| RSTAT0_AFILL_FLUSH~~

+

0x09: INV_INS (authentication entry)

−

|-

+

0x0A: MISS_INS (page miss)

−

~~| 22~~

+

0x0B: DHIT_INS (page multiple hit)

−

~~| RSTAT0_EXC_FLUSH~~

+

0x0F: BRKPT_INS (breakpoint hit)

−

|-

−

| 23~~-25~~

−

| ~~RSTAT0_IRQ_FLUSH~~

−

|-

−

~~| 28~~

−

~~| RSTAT0_VALIDRD~~

−

|-

−

~~| 29~~

−

~~| RSTAT0_WAITING~~

−

|-

−

~~| 30~~

−

~~| RSTAT0_HALTED~~

−

|-

−

~~| 31~~

−

~~| RSTAT0_MTHD_FULL~~

|}

+

Contains information about raised exceptions.

+

=== TSEC_FALCON_SVEC_SPR ===

{| class="wikitable" border="1"

! Bits

! Description

|-

−

| 0-3

+

| 18

−

| ~~RSTAT1_WB_ALLOC~~

+

| TSEC_FALCON_SVEC_SPR_SIGPASS

+

|}

+

=== TSEC_FALCON_RSTAT0 ===

+

Mirror of the [[#TSEC_FALCON_ICD_RDATA|ICD status register 0]].

+

=== TSEC_FALCON_RSTAT3 ===

+

Mirror of the [[#TSEC_FALCON_ICD_RDATA|ICD status register 3]].

+

=== TSEC_FALCON_SIRQMASK ===

+

Unofficial name.

+

Same as [[#TSEC_FALCON_IRQMASK|TSEC_FALCON_IRQMASK]], but for LS mode.

+

=== TSEC_FALCON_CPUCTL ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

|-

−

| ~~4-7~~

+

| 0

−

| ~~RSTAT1_WB_VALID~~

+

| TSEC_FALCON_CPUCTL_IINVAL

|-

−

| ~~8-9~~

+

| 1

−

| ~~RSTAT1_WB0_SZ~~

+

| TSEC_FALCON_CPUCTL_STARTCPU

|-

−

| ~~10-11~~

+

| 2

−

| ~~RSTAT1_WB1_SZ~~

+

| TSEC_FALCON_CPUCTL_SRESET

|-

−

| ~~12-13~~

+

| 3

−

| ~~RSTAT1_WB2_SZ~~

+

| TSEC_FALCON_CPUCTL_HRESET

|-

−

| ~~14-15~~

+

| 4

−

| ~~RSTAT1_WB3_SZ~~

+

| TSEC_FALCON_CPUCTL_HALTED

|-

−

| ~~16-19~~

+

| 5

−

| ~~RSTAT1_WB0_IDX~~

+

| TSEC_FALCON_CPUCTL_STOPPED

|-

−

| ~~20-23~~

+

| 6

−

| ~~RSTAT1_WB1_IDX~~

+

| TSEC_FALCON_CPUCTL_ALIAS_EN

−

|-

−

~~| 24-27~~

−

~~| RSTAT1_WB2_IDX~~

−

|-

−

~~| 28-31~~

−

~~| RSTAT1_WB3_IDX~~

|}

+

Used for signaling the Falcon CPU.

+

=== TSEC_FALCON_BOOTVEC ===

{| class="wikitable" border="1"

! Bits

! Description

|-

−

| 0-3

+

| 0-31

−

| ~~RSTAT2_DMAQ_NUM~~

+

| TSEC_FALCON_BOOTVEC_VEC

+

|}

+

Takes the Falcon's boot vector address.

+

=== TSEC_FALCON_HWCFG ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

|-

−

| 4

+

| 0-8

−

| ~~RSTAT2_DMA_ENABLE~~

+

| TSEC_FALCON_HWCFG_IMEM_SIZE

|-

−

| 5-7

+

| 9-17

−

| ~~RSTAT2_LDSTQ_NUM~~

+

| TSEC_FALCON_HWCFG_DMEM_SIZE

|-

−

| 16-19

+

| 18-26

−

| ~~RSTAT2_EM_BUSY~~

+

| TSEC_FALCON_HWCFG_METHODFIFO_DEPTH

|-

−

| ~~20-23~~

+

| 27-31

−

~~| RSTAT2_EM_ACKED~~

+

| TSEC_FALCON_HWCFG_DMAQUEUE_DEPTH

−

|-

−

~~| 24-~~27

−

~~| RSTAT2_EM_ISWR~~

−

|-

−

~~| 28~~-31

−

| ~~RSTAT2_EM_DVLD~~

|}

+

=== TSEC_FALCON_DMACTL ===

{| class="wikitable" border="1"

! Bits

Line 2,283: Line 2,339:

|-

| 0

−

| ~~RSTAT3_MTHD_IDLE~~

+

| TSEC_FALCON_DMACTL_REQUIRE_CTX

|-

| 1

−

| ~~RSTAT3_CTXSW_IDLE~~

+

| TSEC_FALCON_DMACTL_DMEM_SCRUBBING

|-

| 2

−

| ~~RSTAT3_DMA_IDLE~~

+

| TSEC_FALCON_DMACTL_IMEM_SCRUBBING

|-

−

| 3

+

| 3-6

−

| ~~RSTAT3_SCP_IDLE~~

+

| TSEC_FALCON_DMACTL_DMAQ_NUM

|-

−

| 4

+

| 7

−

| ~~RSTAT3_LDST_IDLE~~

+

| TSEC_FALCON_DMACTL_SECURE_STAT

+

|}

+

Used for configuring the Falcon's DMA engine.

+

=== TSEC_FALCON_DMATRFBASE ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-31

+

| TSEC_FALCON_DMATRFBASE_BASE

+

|}

+

Base address of the external memory buffer, shifted right by 8.

+

The current transfer address is calculated by adding [[#TSEC_FALCON_DMATRFFBOFFS|TSEC_FALCON_DMATRFFBOFFS]] to the base.

+

=== TSEC_FALCON_DMATRFMOFFS ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-15

+

| TSEC_FALCON_DMATRFMOFFS_OFFS

+

|}

+

For transfers to DMEM: the destination address.

+

For transfers to IMEM: the destination virtual IMEM page.

+

=== TSEC_FALCON_DMATRFCMD ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0

+

| TSEC_FALCON_DMATRFCMD_FULL

+

|-

+

| 1

+

| TSEC_FALCON_DMATRFCMD_IDLE

+

|-

+

| 2-3

+

| TSEC_FALCON_DMATRFCMD_SEC

+

|-

+

| 4

+

| TSEC_FALCON_DMATRFCMD_IMEM

|-

| 5

−

| ~~RSTAT3_SBWB_EMPTY~~

+

| TSEC_FALCON_DMATRFCMD_WRITE

|-

−

| 6-8

+

| 8-10

−

~~| RSTAT3_CSWIE~~

+

| TSEC_FALCON_DMATRFCMD_SIZE

−

|-

−

| 10

−

| ~~RSTAT3_CSWE~~

|-

| 12-14

−

| ~~RSTAT3_CTXSW_STATE~~

+

| TSEC_FALCON_DMATRFCMD_CTXDMA

−

~~0x00: IDLE~~

+

|}

−

~~0x01: SM_CHECK~~

+

−

~~0x02: SM_SAVE~~

+

Used for configuring DMA transfers.

−

~~0x03: SM_SAVE_WAIT~~

+

−

~~0x04: SM_BLK_BIND~~

+

=== TSEC_FALCON_DMATRFFBOFFS ===

−

~~0x05: SM_RESET~~

+

{| class="wikitable" border="1"

−

~~0x06: SM_RESETWAIT~~

+

! Bits

−

~~0x07: SM_ACK~~

+

! Description

|-

−

| 15

+

| 0-31

−

| ~~RSTAT3_CTXSW_PEND~~

+

| TSEC_FALCON_DMATRFFBOFFS_OFFS

+

|}

+

For transfers to IMEM: the destination physical IMEM page.

+

=== TSEC_FALCON_DMAPOLL_FB ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

|-

−

| 17

+

| 0

−

| ~~RSTAT3_DMA_FBREQ_IDLE~~

+

| TSEC_FALCON_DMAPOLL_FB_FENCE_ACTIVE

|-

−

| 18

+

| 1

−

| ~~RSTAT3_DMA_ACKQ_EMPTY~~

+

| TSEC_FALCON_DMAPOLL_FB_DMA_ACTIVE

|-

−

| 19

+

| 4

−

| ~~RSTAT3_DMA_RDQ_EMPTY~~

+

| TSEC_FALCON_DMAPOLL_FB_CFG_R_FENCE

|-

−

| 20

+

| 5

−

| ~~RSTAT3_DMA_WR_BUSY~~

+

| TSEC_FALCON_DMAPOLL_FB_CFG_W_FENCE

|-

−

| 21

+

| 16-23

−

| ~~RSTAT3_DMA_RD_BUSY~~

+

| TSEC_FALCON_DMAPOLL_FB_WCOUNT

|-

−

| 22

+

| 24-31

−

~~| RSTAT3_LDST_XT_BUSY~~

+

| TSEC_FALCON_DMAPOLL_FB_RCOUNT

−

|-

−

| 23

−

~~| RSTAT3_LDST_XT_BLOCK~~

−

|-

−

~~| 24~~

−

~~| RSTAT3_ENG_IDLE~~

|}

+

Contains the status of a DMA transfer between the Falcon and external memory.

+

=== TSEC_FALCON_DMAPOLL_CP ===

{| class="wikitable" border="1"

! Bits

! Description

|-

−

| 0-1

+

| 0

−

| ~~RSTAT4_ICD_STATE~~

+

| TSEC_FALCON_DMAPOLL_CP_FENCE_ACTIVE

−

~~0x00: NORMAL~~

−

~~0x01: WAIT_ISSUE_CLEAR~~

−

~~0x02: WAIT_EXLDQ_CLEAR~~

−

~~0x03: FULL_DBG_MODE~~

|-

−

| ~~2-3~~

+

| 1

−

| ~~RSTAT4_ICD_MODE~~

+

| TSEC_FALCON_DMAPOLL_CP_DMA_ACTIVE

−

~~0x00: SUPPRESSICD~~

−

~~0x01: ENTERICD_IBRK~~

−

~~0x02: ENTERICD_STEP~~

|-

−

| 16

+

| 4

−

| ~~RSTAT4_ICD_EMASK_TRAP0~~

+

| TSEC_FALCON_DMAPOLL_CP_CFG_R_FENCE

|-

−

| 17

+

| 5

−

| ~~RSTAT4_ICD_EMASK_TRAP1~~

+

| TSEC_FALCON_DMAPOLL_CP_CFG_W_FENCE

|-

−

| 18

+

| 16-23

−

| ~~RSTAT4_ICD_EMASK_TRAP2~~

+

| TSEC_FALCON_DMAPOLL_CP_WCOUNT

|-

−

| 19

+

| 24-31

−

| ~~RSTAT4_ICD_EMASK_TRAP3~~

+

| TSEC_FALCON_DMAPOLL_CP_RCOUNT

+

|}

+

Contains the status of a DMA transfer between the Falcon and the SCP.

+

=== TSEC_FALCON_HWCFG1 ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

|-

−

| 20

+

| 0-3

−

| ~~RSTAT4_ICD_EMASK_EXC_UNIMP~~

+

| TSEC_FALCON_HWCFG1_CORE_REV

|-

−

| 21

+

| 4-5

−

| ~~RSTAT4_ICD_EMASK_EXC_IMISS~~

+

| TSEC_FALCON_HWCFG1_SECURITY_MODEL

|-

−

| 22

+

| 6-7

−

| ~~RSTAT4_ICD_EMASK_EXC_IMHIT~~

+

| TSEC_FALCON_HWCFG1_CORE_REV_SUBVERSION

|-

−

| 23

+

| 8-11

−

| ~~RSTAT4_ICD_EMASK_EXC_IBREAK~~

+

| TSEC_FALCON_HWCFG1_IMEM_PORTS

|-

−

| 24

+

| 12-15

−

| ~~RSTAT4_ICD_EMASK_IV0~~

+

| TSEC_FALCON_HWCFG1_DMEM_PORTS

|-

−

| 25

+

| 16-20

−

~~| RSTAT4_ICD_EMASK_IV1~~

+

| TSEC_FALCON_HWCFG1_TAG_WIDTH

−

|-

−

| 26

−

~~| RSTAT4_ICD_EMASK_IV2~~

|-

| 27

−

| ~~RSTAT4_ICD_EMASK_EXT0~~

+

| TSEC_FALCON_HWCFG1_DBG_PRIV_BUS

|-

| 28

−

| ~~RSTAT4_ICD_EMASK_EXT1~~

+

| TSEC_FALCON_HWCFG1_CSB_SIZE_16M

|-

| 29

−

| ~~RSTAT4_ICD_EMASK_EXT2~~

+

| TSEC_FALCON_HWCFG1_PRIV_DIRECT

|-

| 30

−

| ~~RSTAT4_ICD_EMASK_EXT3~~

+

| TSEC_FALCON_HWCFG1_DMEM_APERTURES

|-

| 31

−

| ~~RSTAT4_ICD_EMASK_EXT4~~

+

| TSEC_FALCON_HWCFG1_IMEM_AUTOFILL

|}

+

=== TSEC_FALCON_CPUCTL_ALIAS ===

{| class="wikitable" border="1"

! Bits

! Description

|-

−

| ~~0-7~~

+

| 1

−

| ~~RSTAT5_LRU_STATE~~

+

| TSEC_FALCON_CPUCTL_ALIAS_STARTCPU

|}

−

=== ~~FALCON_SCTL~~ ===

+

=== TSEC_FALCON_STACKCFG ===

{| class="wikitable" border="1"

! Bits

! Description

|-

−

| 0-1

+

| 0-15

−

| ~~FALCON_SCTL_SEC_MODE~~

+

| TSEC_FALCON_STACKCFG_BOTTOM

−

~~0: Non-secure~~

−

~~1: Light Secure~~

−

~~2: Heavy Secure~~

|-

−

| ~~4-5~~

+

| 31

−

| ~~FALCON_SCTL_OLD_SEC_MODE~~

+

| TSEC_FALCON_STACKCFG_SPEXC

−

~~0: Non-secure~~

+

|}

−

~~1: Light Secure~~

+

−

~~2: Heavy Secure~~

+

=== TSEC_FALCON_IMCTL ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

|-

−

| 12-13

+

| 0-23

−

| ~~Unknown~~

+

| TSEC_FALCON_IMCTL_ADDR_BLK

|-

−

| 14

+

| 24-26

−

| ~~Initialize the transition to LS mode~~

+

| TSEC_FALCON_IMCTL_CMD

+

0x00: NOP

+

0x01: IMINV (ITLB)

+

0x02: IMBLK (PTLB)

+

0x03: IMTAG (VTLB)

+

0x04: IMTAG_SETVLD

|}

−

=== ~~FALCON_SSTAT~~ ===

+

Controls the Falcon TLB.

+

=== TSEC_FALCON_IMSTAT ===

{| class="wikitable" border="1"

! Bits

! Description

|-

−

| 31

+

| 0-31

−

| ~~Set on memory protection violation~~

+

| TSEC_FALCON_IMSTAT_VAL

|}

−

=== ~~FALCON_SPROT_IMEM~~ ===

+

Returns the result of the last command from [[#TSEC_FALCON_IMCTL|TSEC_FALCON_IMCTL]].

+

=== TSEC_FALCON_TRACEIDX ===

{| class="wikitable" border="1"

! Bits

! Description

|-

−

| 0-3

+

| 0-7

−

| ~~Read access level~~

+

| TSEC_FALCON_TRACEIDX_IDX

+

|-

+

| 16-23

+

| TSEC_FALCON_TRACEIDX_MAXIDX

|-

−

| 4-7

+

| 24-31

−

| ~~Write access level~~

+

| TSEC_FALCON_TRACEIDX_CNT

|}

−

Controls ~~accesses to Falcon IMEM~~.

+

Controls the index for tracing with [[#TSEC_FALCON_TRACEPC|TSEC_FALCON_TRACEPC]].

−

=== ~~FALCON_SPROT_DMEM~~ ===

+

=== TSEC_FALCON_TRACEPC ===

{| class="wikitable" border="1"

! Bits

! Description

|-

−

| 0-3

+

| 0-23

−

| ~~Read access level~~

+

| TSEC_FALCON_TRACEPC_PC

−

|-

−

~~| 4-7~~

−

~~| Write access level~~

|}

−

~~Controls accesses to Falcon DMEM~~.

+

Returns the PC of the last call or branch executed.

−

=== ~~FALCON_SPROT_CPUCTL~~ ===

+

=== TSEC_FALCON_IMFILLRNG0 ===

{| class="wikitable" border="1"

! Bits

! Description

|-

−

| 0-3

+

| 0-15

−

| ~~Read access level~~

+

| TSEC_FALCON_IMFILLRNG0_TAG_LO

|-

−

| 4-7

+

| 16-31

−

| ~~Write access level~~

+

| TSEC_FALCON_IMFILLRNG0_TAG_HI

|}

−

~~Controls accesses to the [[#FALCON_CPUCTL|FALCON_CPUCTL]] register.~~

+

=== TSEC_FALCON_IMFILLRNG1 ===

−

=== ~~FALCON_SPROT_MISC~~ ===

{| class="wikitable" border="1"

! Bits

! Description

|-

−

| 0-3

+

| 0-15

−

| ~~Read access level~~

+

| TSEC_FALCON_IMFILLRNG1_TAG_LO

|-

−

| 4-7

+

| 16-31

−

| ~~Write access level~~

+

| TSEC_FALCON_IMFILLRNG1_TAG_HI

|}

−

~~Controls accesses to the following registers:~~

+

=== TSEC_FALCON_IMFILLCTL ===

−

* FALCON_PRIVSTATE

−

* FALCON_SFTRESET

−

* FALCON_ADDR

−

* [[#FALCON_DMACTL|FALCON_DMACTL]]

−

* [[#FALCON_IMCTL|FALCON_IMCTL]]

−

* [[#FALCON_IMSTAT|FALCON_IMSTAT]]

−

* FALCON_UNK_250

−

* FALCON_DMAINFO_CTL

−

=== ~~FALCON_SPROT_IRQ~~ ===

{| class="wikitable" border="1"

! Bits

! Description

|-

−

| 0-3

+

| 0-7

−

~~| Read access level~~

+

| TSEC_FALCON_IMFILLCTL_NBLOCKS

−

|-

−

~~| 4~~-7

−

| ~~Write access level~~

|}

−

~~Controls accesses to the following registers:~~

+

=== TSEC_FALCON_IMCTL_DEBUG ===

−

* [[#FALCON_IRQMODE|FALCON_IRQMODE]]

−

* [[#FALCON_IRQMSET|FALCON_IRQMSET]]

−

* [[#FALCON_IRQMCLR|FALCON_IRQMCLR]]

−

* [[#FALCON_IRQDEST|FALCON_IRQDEST]]

−

* FALCON_GPTMRINT

−

* FALCON_GPTMRVAL

−

* FALCON_GPTMRCTL

−

* FALCON_IRQDEST2

−

* FALCON_UNK_E0

−

=== ~~FALCON_SPROT_MTHD~~ ===

{| class="wikitable" border="1"

! Bits

! Description

|-

−

| 0-3

+

| 0-23

−

| ~~Read access level~~

+

| TSEC_FALCON_IMCTL_DEBUG_ADDR_BLK

|-

−

| 4-7

+

| 24-26

−

| ~~Write access level~~

+

| TSEC_FALCON_IMCTL_DEBUG_CMD

+

0x00: NOP

+

0x02: IMBLK

+

0x03: IMTAG

|}

−

~~Controls accesses to the following registers:~~

+

=== TSEC_FALCON_CMEMBASE ===

−

* [[#FALCON_ITFEN|FALCON_ITFEN]]

−

* FALCON_CURCTX

−

* FALCON_NXTCTX

−

* FALCON_CTXACK

−

* FALCON_MTHDDATA

−

* FALCON_MTHDID

−

* FALCON_MTHDWDAT

−

* FALCON_MTHDCOUNT

−

* FALCON_MTHDPOP

−

* FALCON_MTHDRAMSZ

−

* [[#FALCON_DEBUG1|FALCON_DEBUG1]]

−

=== ~~FALCON_SPROT_SCTL~~ ===

{| class="wikitable" border="1"

! Bits

! Description

|-

−

| 0-3

+

| 18-31

−

| ~~Read access level~~

+

| TSEC_FALCON_CMEMBASE_VAL

−

|-

−

~~| 4-7~~

−

~~| Write access level~~

|}

−

~~Controls accesses to the [[#FALCON_SCTL|FALCON_SCTL]] register.~~

+

=== TSEC_FALCON_DMEMAPERT ===

−

=== ~~FALCON_SPROT_WDTMR~~ ===

{| class="wikitable" border="1"

! Bits

! Description

|-

−

| 0-3

+

| 0-7

−

| ~~Read access level~~

+

| TSEC_FALCON_DMEMAPERT_TIME_OUT

+

|-

+

| 8-11

+

| TSEC_FALCON_DMEMAPERT_TIME_UNIT

+

|-

+

| 16

+

| TSEC_FALCON_DMEMAPERT_ENABLE

|-

−

| 4-7

+

| 17-19

−

| ~~Write access level~~

+

| TSEC_FALCON_DMEMAPERT_LDSTQ_NUM

|}

−

~~Controls accesses to the following registers:~~

+

=== TSEC_FALCON_EXTERRADDR ===

−

* FALCON_WDTMRVAL

−

* FALCON_WDTMRCTL

−

=== ~~TSEC_SCP_CTL0~~ ===

{| class="wikitable" border="1"

! Bits

! Description

|-

−

| 20

+

| 0-31

−

~~| Enable the [[#TSEC_SCP_CMD|TSEC_SCP_CMD]] register~~

+

| TSEC_FALCON_EXTERRADDR_ADDR

−

|-

−

~~| 16~~

−

~~| Enable the SEQ controller~~

−

|-

−

~~| 14~~

−

~~| Enable the CMD interface~~

−

|-

−

~~| 12~~

−

~~| Enable the STORE interface~~

−

|-

−

| 10

−

~~| Enable the LOAD interface~~

|}

−

=== ~~TSEC_SCP_CTL1~~ ===

+

=== TSEC_FALCON_EXTERRSTAT ===

{| class="wikitable" border="1"

! Bits

! Description

|-

−

| 0

+

| 0-23

−

| ~~Flush SEQ controller~~

+

| TSEC_FALCON_EXTERRSTAT_PC

|-

−

| 11

+

| 24-27

−

| ~~Enable RND test mode~~

+

| TSEC_FALCON_EXTERRSTAT_STAT

|-

−

| 12

+

| 31

−

| ~~Enable the RND controller~~

+

| TSEC_FALCON_EXTERRSTAT_VALID

|}

−

=== ~~TSEC_SCP_CFG~~ ===

+

=== TSEC_FALCON_CG2 ===

{| class="wikitable" border="1"

! Bits

! Description

|-

−

| ~~16-31~~

+

| 1

−

~~| Timeout value~~

+

| TSEC_FALCON_CG2_SLCG_FALCON_DMA

−

|}

−

~~=== TSEC_SCP_CTL_STAT ===~~

−

{| ~~class="wikitable" border="1"~~

−

~~! Bits~~

−

~~! Description~~

|-

−

| 20

+

| 2

−

| ~~TSEC_SCP_CTL_STAT_DEBUG_MODE~~

+

| TSEC_FALCON_CG2_SLCG_FALCON_GC6_SR_FSM

−

|}

−

~~=== TSEC_SCP_CTL_LOCK ===~~

−

~~{| class="wikitable" border="1"~~

−

~~! Bits~~

−

~~! Description~~

|-

−

| 0

+

| 3

−

| ~~Enable lockdown mode~~

+

| TSEC_FALCON_CG2_SLCG_FALCON_PIPE

|-

| 4

−

| ~~Lock SCP and RND~~

+

| TSEC_FALCON_CG2_SLCG_FALCON_DIV

+

|-

+

| 5

+

| TSEC_FALCON_CG2_SLCG_FALCON_ICD

+

|-

+

| 6

+

| TSEC_FALCON_CG2_SLCG_FALCON_CFG

+

|-

+

| 7

+

| TSEC_FALCON_CG2_SLCG_FALCON_CTXSW

+

|-

+

| 8

+

| TSEC_FALCON_CG2_SLCG_FALCON_PMB

+

|-

+

| 9

+

| TSEC_FALCON_CG2_SLCG_FALCON_RF

+

|-

+

| 10

+

| TSEC_FALCON_CG2_SLCG_FALCON_MUL

+

|-

+

| 11

+

| TSEC_FALCON_CG2_SLCG_FALCON_LDST

+

|-

+

| 12

+

| TSEC_FALCON_CG2_SLCG_FALCON_TSYNC

+

|-

+

| 13

+

| TSEC_FALCON_CG2_SLCG_FALCON_GPTMR

+

|-

+

| 14

+

| TSEC_FALCON_CG2_SLCG_FALCON_WDTMR

+

|-

+

| 15

+

| TSEC_FALCON_CG2_SLCG_FALCON_IRQSTAT

+

|-

+

| 16

+

| TSEC_FALCON_CG2_SLCG_FALCON_TOP

+

|-

+

| 17

+

| TSEC_FALCON_CG2_SLCG_FBIF

|}

−

~~Controls lockdown mode and can only be cleared in Heavy Secure mode.~~

+

=== TSEC_FALCON_IMEMC ===

−

=== ~~TSEC_SCP_CTL_PKEY~~ ===

{| class="wikitable" border="1"

! Bits

! Description

|-

−

| 0

+

| 2-7

−

| ~~TSEC_SCP_CTL_PKEY_REQUEST_RELOAD~~

+

| TSEC_FALCON_IMEMC_OFFS

|-

−

| 1

+

| 8-15

−

| ~~TSEC_SCP_CTL_PKEY_LOADED~~

+

| TSEC_FALCON_IMEMC_BLK

+

|-

+

| 24

+

| TSEC_FALCON_IMEMC_AINCW

+

|-

+

| 25

+

| TSEC_FALCON_IMEMC_AINCR

+

|-

+

| 28

+

| TSEC_FALCON_IMEMC_SECURE

+

|-

+

| 29

+

| TSEC_FALCON_IMEMC_SEC_ATOMIC

+

|-

+

| 30

+

| TSEC_FALCON_IMEMC_SEC_WR_VIO

+

|-

+

| 31

+

| TSEC_FALCON_IMEMC_SEC_LOCK

|}

−

=== ~~TSEC_SCP_DBG0~~ ===

+

Used for configuring access to Falcon's IMEM.

+

=== TSEC_FALCON_IMEMD ===

{| class="wikitable" border="1"

! Bits

! Description

|-

−

| 0-3

+

| 0-31

−

| ~~Index~~

+

| TSEC_FALCON_IMEMD_DATA

−

|-

−

~~| 4~~

−

~~| Automatic increment~~

−

|-

−

~~| 5-6~~

−

~~| Target~~

−

~~0: None~~

−

~~1: Unknown~~

−

~~2: Unknown~~

−

~~3: SEQ~~

−

|-

−

~~| 8-12~~

−

~~| SEQ size~~

|}

−

~~Used~~ for ~~debugging crypto controllers such as the SEQ (crypto sequence)~~.

+

Returns or takes the value for an IMEM read/write operation.

−

=== ~~TSEC_SCP_DBG1~~ ===

+

=== TSEC_FALCON_IMEMT ===

{| class="wikitable" border="1"

! Bits

! Description

|-

−

| 0-3

+

| 0-15

−

| ~~SEQ instruction's first operand~~

+

| TSEC_FALCON_IMEMT_TAG

−

|-

−

~~| 4-9~~

−

~~| SEQ instruction's second operand~~

−

|-

−

~~| 10-14~~

−

~~| SEQ instruction's opcode~~

|}

−

~~Used~~ for ~~retrieving debug data. Contains information on the last crypto sequence created when debugging the SEQ controller~~.

+

Returns or takes the virtual page index for an IMEM read/write operation.

−

=== ~~TSEC_SCP_DBG2~~ ===

+

=== TSEC_FALCON_DMEMC ===

{| class="wikitable" border="1"

! Bits

! Description

|-

−

| 0-1

+

| 2-7

−

| ~~SEQ state~~

+

| TSEC_FALCON_DMEMC_OFFS

−

~~0: Idle~~

+

|-

−

~~1: Recording is active (cs0begin/cs1begin)~~

+

| 8-15

+

| TSEC_FALCON_DMEMC_BLK

+

|-

+

| 24

+

| TSEC_FALCON_DMEMC_AINCW

|-

−

| ~~4-7~~

+

| 25

−

| ~~Number of SEQ instructions left~~

+

| TSEC_FALCON_DMEMC_AINCR

+

|}

+

Used for configuring access to Falcon's DMEM.

+

=== TSEC_FALCON_DMEMD ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

|-

−

| 12-15

+

| 0-31

−

| ~~Active crypto key register~~

+

| TSEC_FALCON_DMEMD_DATA

|}

−

~~Used~~ for ~~retrieving additional debug data associated with the SEQ controller~~.

+

Returns or takes the value for a DMEM read/write operation.

−

=== ~~TSEC_SCP_CMD~~ ===

+

=== TSEC_FALCON_ICD_CMD ===

{| class="wikitable" border="1"

! Bits

Line 2,738: Line 2,838:

|-

| 0-3

−

| ~~Destination~~ register

+

| TSEC_FALCON_ICD_CMD_OPC

+

0x00: STOP

+

0x01: RUN (run from PC)

+

0x02: JRUN (run from address)

+

0x03: RUNB (run from PC)

+

0x04: JRUNB (run from address)

+

0x05: STEP (step from PC)

+

0x06: JSTEP (step from address)

+

0x07: EMASK (set exception mask)

+

0x08: RREG (read register)

+

0x09: WREG (write register)

+

0x0A: RDM (read data memory)

+

0x0B: WDM (write data memory)

+

0x0C: RCM (read MMIO/configuration memory)

+

0x0D: WCM (write MMIO/configuration memory)

+

0x0E: RSTAT (read status)

+

0x0F: SBU (store buffer update)

|-

−

| 8-13

+

| 6-7

−

| ~~Source register or immediate value~~

+

| TSEC_FALCON_ICD_CMD_SZ

+

0x00: B (byte)

+

0x01: HW (half word)

+

0x02: W (word)

|-

−

| 20-24

+

| 8-12

−

| ~~Command opcode~~

+

| TSEC_FALCON_ICD_CMD_IDX

−

~~0x0~~: ~~nop (fuc5 opcode 0x00)~~

+

0x00: REG0 | RSTAT0 | WB0

−

~~0x1~~: ~~cmov (fuc5 opcode 0x84)~~

+

0x01: REG1 | RSTAT1 | WB1

−

~~0x2~~: ~~cxsin (fuc5 opcode 0x88) or xdst (with cxset)~~

+

0x02: REG2 | RSTAT2 | WB2

−

~~0x3~~: ~~cxsout (fuc5 opcode 0x8C) or xdld (with cxset)~~

+

0x03: REG3 | RSTAT3 | WB3

−

~~0x4~~: ~~crnd (fuc5 opcode 0x90)~~

+

0x04: REG4 | RSTAT4

−

~~0x5~~: ~~cs0begin (fuc5 opcode 0x94)~~

+

0x05: REG5 | RSTAT5

−

~~0x6~~: ~~cs0exec (fuc5 opcode 0x98)~~

+

0x06: REG6

−

~~0x7~~: ~~cs1begin (fuc5 opcode 0x9C)~~

+

0x07: REG7

−

~~0x8~~: ~~cs1exec (fuc5 opcode 0xA0)~~

+

0x08: REG8

−

~~0x9~~: ~~invalid (fuc5 opcode 0xA4)~~

+

0x09: REG9

−

~~0xA~~: ~~cchmod (fuc5 opcode 0xA8)~~

+

0x0A: REG10

−

~~0xB~~: ~~cxor (fuc5 opcode 0xAC)~~

+

0x0B: REG11

−

~~0xC~~: ~~cadd (fuc5 opcode 0xB0)~~

+

0x0C: REG12

−

~~0xD~~: ~~cand (fuc5 opcode 0xB4)~~

+

0x0D: REG13

−

~~0xE~~: ~~crev (fuc5 opcode 0xB8)~~

+

0x0E: REG14

−

~~0xF~~: ~~cprecmac (fuc5 opcode 0xBC)~~

+

0x0F: REG15

−

0x10: ~~csecret (fuc5 opcode 0xC0)~~

+

0x10: IV0

−

0x11: ~~ckeyreg (fuc5 opcode 0xC4)~~

+

0x11: IV1

−

0x12: ~~ckexp (fuc5 opcode 0xC8)~~

+

0x12: UNDEFINED

−

0x13: ~~ckrexp (fuc5 opcode 0xCC)~~

+

0x13: EV

−

0x14: ~~cenc (fuc5 opcode 0xD0)~~

+

0x14: SP

−

0x15: ~~cdec (fuc5 opcode 0xD4)~~

+

0x15: PC

−

0x16: ~~csigauth (fuc5 opcode 0xD8)~~

+

0x16: IMB

−

0x17: ~~csigenc (fuc5 opcode 0xDC)~~

+

0x17: DMB

−

0x18: ~~csigclr (fuc5 opcode 0xE0)~~

+

0x18: CSW

+

0x19: CCR

+

0x1A: SEC

+

0x1B: CTX

+

0x1C: EXCI

+

0x1D: SEC1

+

0x1E: IMB1

+

0x1F: DMB1

+

|-

+

| 14

+

| TSEC_FALCON_ICD_CMD_ERROR

|-

−

| 28

+

| 15

−

| ~~Set if the command is valid~~

+

| TSEC_FALCON_ICD_CMD_RDVLD

|-

−

| 31

+

| 16-31

−

| ~~Set if running in HS mode~~

+

| TSEC_FALCON_ICD_CMD_PARM

+

0x0001: EMASK_TRAP0

+

0x0002: EMASK_TRAP1

+

0x0004: EMASK_TRAP2

+

0x0008: EMASK_TRAP3

+

0x0010: EMASK_EXC_UNIMP

+

0x0020: EMASK_EXC_IMISS

+

0x0040: EMASK_EXC_IMHIT

+

0x0080: EMASK_EXC_IBREAK

+

0x0100: EMASK_IV0

+

0x0200: EMASK_IV1

+

0x0400: EMASK_IV2

+

0x0800: EMASK_EXT0

+

0x1000: EMASK_EXT1

+

0x2000: EMASK_EXT2

+

0x4000: EMASK_EXT3

+

0x8000: EMASK_EXT4

|}

−

~~Contains information on~~ the ~~last crypto command executed~~.

+

Used for sending commands to the Falcon's in-chip debugger.

−

=== ~~TSEC_SCP_STAT0~~ ===

+

=== TSEC_FALCON_ICD_ADDR ===

{| class="wikitable" border="1"

! Bits

! Description

|-

−

| 0

+

| 0-31

−

| ~~SCP is active~~

+

| TSEC_FALCON_ICD_ADDR_ADDR

+

|}

+

Takes the target address for the Falcon's in-chip debugger.

+

=== TSEC_FALCON_ICD_WDATA ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

|-

−

| 2

+

| 0-31

−

~~| CMD interface is active~~

+

| TSEC_FALCON_ICD_WDATA_DATA

−

|-

−

~~| 6~~

−

~~| SEQ controller is active~~

−

|-

−

~~| 14~~

−

~~| AES controller is active~~

−

|-

−

| 16

−

~~| RND controller is active~~

|}

−

~~Contains~~ the ~~status of~~ the ~~crypto controllers and interfaces~~.

+

Takes the data for writing using the Falcon's in-chip debugger.

−

=== ~~TSEC_SCP_STAT1~~ ===

+

=== TSEC_FALCON_ICD_RDATA ===

{| class="wikitable" border="1"

! Bits

! Description

|-

−

| 0-1

+

| 0-31

−

| ~~Signature comparison result~~

+

| TSEC_FALCON_ICD_RDATA_DATA

−

~~0: None~~

−

~~1: Running~~

−

~~2: Failed~~

−

~~3: Succeeded~~

|}

−

~~Contains~~ the ~~status of~~ the ~~last authentication attempt~~.

+

Returns the data read using the Falcon's in-chip debugger.

−

~~=== TSEC_SCP_STAT2 ===~~

+

When reading from an internal status register (STAT), the following applies:

{| class="wikitable" border="1"

! Bits

! Description

|-

−

| 0-4

+

| 0

−

| ~~Current SEQ opcode~~

+

| RSTAT0_MEM_STALL

|-

−

| ~~5-9~~

+

| 1

−

| ~~Current CMD opcode~~

+

| RSTAT0_DMA_STALL

|-

−

| ~~10-14~~

+

| 2

−

| ~~Pending CMD opcode~~

+

| RSTAT0_FENCE_STALL

|-

−

| ~~15-16~~

+

| 3

−

| ~~AES operation~~

+

| RSTAT0_DIV_STALL

−

~~0: Encryption~~

−

~~1: Decryption~~

−

~~2: Key expansion~~

−

~~3: Key reverse expansion~~

|-

−

| 25

+

| 4

−

| ~~STORE operation is stalled~~

+

| RSTAT0_DMA_STALL_DMAQ

|-

−

| 26

+

| 5

−

| ~~LOAD operation is stalled~~

+

| RSTAT0_DMA_STALL_DMWAITING

|-

−

| 27

+

| 6

−

| ~~RND operation is stalled~~

+

| RSTAT0_DMA_STALL_IMWAITING

|-

−

| 29

+

| 7

−

| ~~AES operation is stalled~~

+

| RSTAT0_ANY_STALL

−

|}

−

~~Contains the status of crypto operations.~~

−

~~=== TSEC_SCP_RND_STAT0 ===~~

−

~~{| class="wikitable" border="1"~~

−

~~! Bits~~

−

~~! Description~~

|-

−

| 0

+

| 8

−

| ~~RND is ready~~

+

| RSTAT0_SBFULL_STALL

−

|}

−

~~Contains the status of the RND controller.~~

−

~~=== TSEC_SCP_IRQSTAT ===~~

−

~~{| class="wikitable" border="1"~~

−

~~! Bits~~

−

~~! Description~~

|-

−

| 0

+

| 9

−

| ~~RND ready~~

+

| RSTAT0_SBHIT_STALL

|-

−

| 8

+

| 10

−

| ~~ACL error~~

+

| RSTAT0_FLOW_STALL

+

|-

+

| 11

+

| RSTAT0_SP_STALL

|-

| 12

−

| ~~SEC error~~

+

| RSTAT0_BL_STALL

+

|-

+

| 13

+

| RSTAT0_IPND_STALL

+

|-

+

| 14

+

| RSTAT0_LDSTQ_STALL

|-

| 16

−

| ~~CMD error~~

+

| RSTAT0_NOINSTR_STALL

|-

| 20

−

| ~~Single step~~

+

| RSTAT0_HALTSTOP_FLUSH

+

|-

+

| 21

+

| RSTAT0_AFILL_FLUSH

+

|-

+

| 22

+

| RSTAT0_EXC_FLUSH

|-

−

| 24

+

| 23-25

−

| ~~RND called~~

+

| RSTAT0_IRQ_FLUSH

|-

| 28

−

| ~~Timeout~~

+

| RSTAT0_VALIDRD

+

|-

+

| 29

+

| RSTAT0_WAITING

+

|-

+

| 30

+

| RSTAT0_HALTED

+

|-

+

| 31

+

| RSTAT0_MTHD_FULL

|}

−

~~Used for getting the status of crypto IRQs.~~

−

~~=== TSEC_SCP_IRQMASK ===~~

{| class="wikitable" border="1"

! Bits

! Description

|-

−

| 0

+

| 0-3

−

| ~~RND ready~~

+

| RSTAT1_WB_ALLOC

+

|-

+

| 4-7

+

| RSTAT1_WB_VALID

+

|-

+

| 8-9

+

| RSTAT1_WB0_SZ

+

|-

+

| 10-11

+

| RSTAT1_WB1_SZ

|-

−

| 8

+

| 12-13

−

| ~~ACL error~~

+

| RSTAT1_WB2_SZ

|-

−

| 12

+

| 14-15

−

| ~~SEC error~~

+

| RSTAT1_WB3_SZ

|-

−

| 16

+

| 16-19

−

| ~~CMD error~~

+

| RSTAT1_WB0_IDX

|-

−

| 20

+

| 20-23

−

| ~~Single step~~

+

| RSTAT1_WB1_IDX

|-

−

| 24

+

| 24-27

−

| ~~RND called~~

+

| RSTAT1_WB2_IDX

|-

−

| 28

+

| 28-31

−

| ~~Timeout~~

+

| RSTAT1_WB3_IDX

|}

−

~~Used for getting the value of the mask for crypto IRQs.~~

−

~~=== TSEC_SCP_ACL_ERR ===~~

{| class="wikitable" border="1"

! Bits

! Description

|-

−

| 0

+

| 0-3

−

| ~~Writing to a crypto register without the correct ACL~~

+

| RSTAT2_DMAQ_NUM

|-

| 4

−

| ~~Reading from a crypto register without the correct ACL~~

+

| RSTAT2_DMA_ENABLE

+

|-

+

| 5-7

+

| RSTAT2_LDSTQ_NUM

+

|-

+

| 16-19

+

| RSTAT2_EM_BUSY

+

|-

+

| 20-23

+

| RSTAT2_EM_ACKED

|-

−

| 8

+

| 24-27

−

| ~~Invalid ACL change (cchmod)~~

+

| RSTAT2_EM_ISWR

|-

−

| 31

+

| 28-31

−

| ~~ACL error occurred~~

+

| RSTAT2_EM_DVLD

|}

−

~~Contains information on errors generated by the [[#TSEC_SCP_IRQSTAT|ACL error]] IRQ.~~

−

~~=== TSEC_SCP_CMD_ERR ===~~

{| class="wikitable" border="1"

! Bits

Line 2,949: Line 3,099:

|-

| 0

−

| ~~Invalid command~~

+

| RSTAT3_MTHD_IDLE

|-

−

| 4

+

| 1

−

| ~~Empty crypto sequence~~

+

| RSTAT3_CTXSW_IDLE

|-

−

| 8

+

| 2

−

| ~~Crypto sequence is too long~~

+

| RSTAT3_DMA_IDLE

|-

−

| 12

+

| 3

−

| ~~Crypto sequence was not finished~~

+

| RSTAT3_SCP_IDLE

|-

−

| 16

+

| 4

−

| ~~Insecure signature (csigenc, csigclr or csigauth)~~

+

| RSTAT3_LDST_IDLE

|-

−

| 20

+

| 5

−

| ~~Invalid signature (csigauth in HS mode)~~

+

| RSTAT3_SBWB_EMPTY

|-

−

| 24

+

| 6-8

−

| ~~Forbidden ACL change (cchmod in NS mode)~~

+

| RSTAT3_CSWIE

−

|}

−

~~Contains information on errors generated by the [[#TSEC_SCP_IRQSTAT|CMD error]] IRQ.~~

−

~~=== TSEC_RND_CTL0 ===~~

−

~~{| class="wikitable" border="1"~~

−

~~! Bits~~

−

~~! Description~~

|-

−

| ~~0-31~~

+

| 10

−

| ~~RND clock trigger lower limit~~

+

| RSTAT3_CSWE

−

|}

−

~~=== TSEC_RND_CTL1 ===~~

−

~~{| class="wikitable" border="1"~~

−

~~! Bits~~

−

~~! Description~~

|-

−

| 0-15

+

| 12-14

−

| ~~RND clock trigger upper limit~~

+

| RSTAT3_CTXSW_STATE

+

0x00: IDLE

+

0x01: SM_CHECK

+

0x02: SM_SAVE

+

0x03: SM_SAVE_WAIT

+

0x04: SM_BLK_BIND

+

0x05: SM_RESET

+

0x06: SM_RESETWAIT

+

0x07: SM_ACK

|-

−

| ~~16-31~~

+

| 15

−

| ~~RND clock trigger mask~~

+

| RSTAT3_CTXSW_PEND

−

|}

−

~~=== TSEC_TFBIF_CTL ===~~

−

~~{| class="wikitable" border="1"~~

−

~~! Bits~~

−

~~! Description~~

|-

−

| 0

+

| 17

−

| ~~TSEC_TFBIF_CTL_CLR_BWCOUNT~~

+

| RSTAT3_DMA_FBREQ_IDLE

|-

−

| 1

+

| 18

−

| ~~TSEC_TFBIF_CTL_ENABLE~~

+

| RSTAT3_DMA_ACKQ_EMPTY

|-

−

| 2

+

| 19

−

| ~~TSEC_TFBIF_CTL_CLR_IDLEWDERR~~

+

| RSTAT3_DMA_RDQ_EMPTY

|-

−

| 3

+

| 20

−

| ~~TSEC_TFBIF_CTL_RESET~~

+

| RSTAT3_DMA_WR_BUSY

|-

−

| 4

+

| 21

−

| ~~TSEC_TFBIF_CTL_IDLE~~

+

| RSTAT3_DMA_RD_BUSY

|-

−

| 5

+

| 22

−

| ~~TSEC_TFBIF_CTL_IDLEWDERR~~

+

| RSTAT3_LDST_XT_BUSY

|-

−

| 6

+

| 23

−

| ~~TSEC_TFBIF_CTL_SRTOUT~~

+

| RSTAT3_LDST_XT_BLOCK

|-

−

| 7

+

| 24

−

| ~~TSEC_TFBIF_CTL_CLR_SRTOUT~~

+

| RSTAT3_ENG_IDLE

−

|-

−

~~| 8-11~~

−

~~| TSEC_TFBIF_CTL_SRTOVAL~~

−

|-

−

~~| 12~~

−

~~| TSEC_TFBIF_CTL_VPR~~

|}

−

~~=== TSEC_TFBIF_MCCIF_FIFOCTRL ===~~

{| class="wikitable" border="1"

! Bits

! Description

|-

−

| 0

+

| 0-1

−

| ~~TSEC_TFBIF_MCCIF_FIFOCTRL_RCLK_OVERRIDE~~

+

| RSTAT4_ICD_STATE

+

0x00: NORMAL

+

0x01: WAIT_ISSUE_CLEAR

+

0x02: WAIT_EXLDQ_CLEAR

+

0x03: FULL_DBG_MODE

|-

−

| 1

+

| 2-3

−

| ~~TSEC_TFBIF_MCCIF_FIFOCTRL_WCLK_OVERRIDE~~

+

| RSTAT4_ICD_MODE

+

0x00: SUPPRESSICD

+

0x01: ENTERICD_IBRK

+

0x02: ENTERICD_STEP

|-

−

| 2

+

| 16

−

| ~~TSEC_TFBIF_MCCIF_FIFOCTRL_WRCL_MCLE2X~~

+

| RSTAT4_ICD_EMASK_TRAP0

|-

−

| 3

+

| 17

−

| ~~TSEC_TFBIF_MCCIF_FIFOCTRL_RDMC_RDFAST~~

+

| RSTAT4_ICD_EMASK_TRAP1

|-

−

| 4

+

| 18

−

| ~~TSEC_TFBIF_MCCIF_FIFOCTRL_WRMC_CLLE2X~~

+

| RSTAT4_ICD_EMASK_TRAP2

|-

−

| 5

+

| 19

−

| ~~TSEC_TFBIF_MCCIF_FIFOCTRL_RDCL_RDFAST~~

+

| RSTAT4_ICD_EMASK_TRAP3

|-

−

| 6

+

| 20

−

| ~~TSEC_TFBIF_MCCIF_FIFOCTRL_CCLK_OVERRIDE~~

+

| RSTAT4_ICD_EMASK_EXC_UNIMP

|-

−

| 7

+

| 21

−

| ~~TSEC_TFBIF_MCCIF_FIFOCTRL_RCLK_OVR_MODE~~

+

| RSTAT4_ICD_EMASK_EXC_IMISS

|-

−

| 8

+

| 22

−

| ~~TSEC_TFBIF_MCCIF_FIFOCTRL_WCLK_OVR_MODE~~

+

| RSTAT4_ICD_EMASK_EXC_IMHIT

+

|-

+

| 23

+

| RSTAT4_ICD_EMASK_EXC_IBREAK

+

|-

+

| 24

+

| RSTAT4_ICD_EMASK_IV0

+

|-

+

| 25

+

| RSTAT4_ICD_EMASK_IV1

+

|-

+

| 26

+

| RSTAT4_ICD_EMASK_IV2

+

|-

+

| 27

+

| RSTAT4_ICD_EMASK_EXT0

+

|-

+

| 28

+

| RSTAT4_ICD_EMASK_EXT1

+

|-

+

| 29

+

| RSTAT4_ICD_EMASK_EXT2

+

|-

+

| 30

+

| RSTAT4_ICD_EMASK_EXT3

+

|-

+

| 31

+

| RSTAT4_ICD_EMASK_EXT4

|}

−

~~=== TSEC_TFBIF_MCCIF_FIFOCTRL1 ===~~

{| class="wikitable" border="1"

! Bits

! Description

|-

−

| 0-15

+

| 0-7

−

| ~~TSEC_TFBIF_MCCIF_FIFOCTRL1_SRD2MC_REORDER_DEPTH_LIMIT~~

+

| RSTAT5_LRU_STATE

−

|-

−

~~| 16-31~~

−

~~| TSEC_TFBIF_MCCIF_FIFOCTRL1_SWR2MC_REORDER_DEPTH_LIMIT~~

|}

−

=== ~~TSEC_TFBIF_THROTTLE~~ ===

+

=== TSEC_FALCON_SCTL ===

{| class="wikitable" border="1"

! Bits

! Description

|-

−

| 0-11

+

| 0

−

| ~~TSEC_TFBIF_THROTTLE_BUCKET_SIZE~~

+

| TSEC_FALCON_SCTL_LSMODE

+

|-

+

| 1

+

| TSEC_FALCON_SCTL_HSMODE

+

|-

+

| 4-5

+

| Current access level

+

|-

+

| 8-9

+

| Unknown access level

+

|-

+

| 12

+

| Unknown

|-

−

| ~~16-27~~

+

| 13

−

| ~~TSEC_TFBIF_THROTTLE_LEAK_COUNT~~

+

| Unknown

|-

−

| ~~30-31~~

+

| 14

−

| ~~TSEC_TFBIF_THROTTLE_LEAK_SIZE~~

+

| Initialize the transition to LS mode

|}

−

=== ~~TSEC_TFBIF_DBG_STAT0~~ ===

+

=== TSEC_FALCON_SERRSTAT ===

{| class="wikitable" border="1"

! Bits

! Description

|-

−

| 0

+

| 0-23

−

| ~~TSEC_TFBIF_DBG_STAT0_1K_TRANSFER~~

+

| Unknown

|-

−

| 1

+

| 30

−

| ~~TSEC_TFBIF_DBG_STAT0_RREQ_ISSUED~~

+

| Unknown

|-

−

| 2

+

| 31

−

| ~~TSEC_TFBIF_DBG_STAT0_WREQ_ISSUED~~

+

| Set on memory protection violation

+

|}

+

Unofficial name.

+

Used for detecting invalid CSB accesses in LS mode.

+

=== TSEC_FALCON_SERRVAL ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

|-

−

| 3

+

| 0-31

−

| ~~TSEC_TFBIF_DBG_STAT0_TAGQ_ISSUED~~

+

| Error code

+

|}

+

Unofficial name.

+

=== TSEC_FALCON_SERRADDR ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

|-

−

| 4

+

| 0-31

−

| ~~TSEC_TFBIF_DBG_STAT0_STALL_RDATQ~~

+

| Error address

+

|}

+

Unofficial name.

+

=== TSEC_FALCON_SCTL1 ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

|-

−

| 5

+

| 0-1

−

| ~~TSEC_TFBIF_DBG_STAT0_STALL_RACKQ~~

+

| CSB access level

|-

−

| 6

+

| 2-3

−

| ~~TSEC_TFBIF_DBG_STAT0_STALL_WREQQ~~

+

| Unknown access level

+

|}

+

Unofficial name.

+

=== TSEC_FALCON_STEST ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

|-

−

| 7

+

| 0-31

−

| ~~TSEC_TFBIF_DBG_STAT0_STALL_WDATQ~~

+

| Unknown

+

|}

+

Unofficial name.

+

=== TSEC_FALCON_SICD ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

|-

−

| 8

+

| 0

−

| ~~TSEC_TFBIF_DBG_STAT0_STALL_WACKQ~~

+

| Enable access to ICD command STOP

|-

−

| 9

+

| 1

−

| ~~TSEC_TFBIF_DBG_STAT0_STALL_RREQ_PENDING~~

+

| Enable access to ICD command RUN

|-

−

| 10

+

| 2

−

| ~~TSEC_TFBIF_DBG_STAT0_STALL_WREQ_PENDING~~

+

| Enable access to ICD command RUNB

|-

−

| 11

+

| 3

−

| ~~TSEC_TFBIF_DBG_STAT0_STALL_MREQ~~

+

| Enable access to ICD command STEP

|-

−

| 12

+

| 4

−

| ~~TSEC_TFBIF_DBG_STAT0_ENGINE_IDLE~~

+

| Enable access to ICD command EMASK

|-

−

| 13

+

| 5

−

| ~~TSEC_TFBIF_DBG_STAT0_RMCCIF_IDLE~~

+

| Enable access to ICD command RREG (only for SPRs)

|-

−

| 14

+

| 6

−

| ~~TSEC_TFBIF_DBG_STAT0_WMCCIF_IDLE~~

+

| Enable access to ICD command RSTAT

|-

−

| 15

+

| 7

−

| ~~TSEC_TFBIF_DBG_STAT0_CSB_IDLE~~

+

| Enable access to IBRKPT registers

|-

−

| 16

+

| 8

−

| ~~TSEC_TFBIF_DBG_STAT0_RU_IDLE~~

+

| Enable access to ICD command RREG (only for GPRs)

|-

−

| 17

+

| 9

−

| ~~TSEC_TFBIF_DBG_STAT0_WU_IDLE~~

+

| Enable access to ICD command RDM

−

|-

−

~~| 19~~

−

~~| TSEC_TFBIF_DBG_STAT0_UNWEIGHT_ACTMON_ACTIVE~~

−

|-

−

~~| 20~~

−

~~| TSEC_TFBIF_DBG_STAT0_UNWEIGHT_ACTMON_MCB~~

|}

−

=== ~~TSEC_TFBIF_SPROT_EMEM~~ ===

+

Unofficial name.

+

Controls access to the ICD in LS mode.

+

=== TSEC_FALCON_SPROT_IMEM ===

{| class="wikitable" border="1"

! Bits

! Description

|-

−

| 0-3

+

| 0-2

| Read access level

|-

−

| 4-7

+

| 3

+

| Set on memory read access violation

+

|-

+

| 4-6

| Write access level

+

|-

+

| 7

+

| Set on memory write access violation

|}

−

Controls accesses to ~~external memory regions. Accessible in HS mode only~~.

+

Unofficial name.

+

Controls accesses to Falcon IMEM.

−

=== ~~TSEC_TFBIF_TRANSCFG~~ ===

+

=== TSEC_FALCON_SPROT_DMEM ===

{| class="wikitable" border="1"

! Bits

! Description

|-

−

| 0

+

| 0-2

−

| ~~TSEC_TFBIF_TRANSCFG_ATT0_SWID~~

+

| Read access level

|-

−

| 4

+

| 3

−

| ~~TSEC_TFBIF_TRANSCFG_ATT1_SWID~~

+

| Set on memory read access violation

|-

−

| 8

+

| 4-6

−

| ~~TSEC_TFBIF_TRANSCFG_ATT2_SWID~~

+

| Write access level

|-

−

| 12

+

| 7

−

| ~~TSEC_TFBIF_TRANSCFG_ATT3_SWID~~

+

| Set on memory write access violation

−

|-

−

~~| 16~~

−

~~| TSEC_TFBIF_TRANSCFG_ATT4_SWID~~

−

|-

−

~~| 20~~

−

~~| TSEC_TFBIF_TRANSCFG_ATT5_SWID~~

−

|-

−

~~| 24~~

−

~~| TSEC_TFBIF_TRANSCFG_ATT6_SWID~~

−

|-

−

~~| 28~~

−

~~| TSEC_TFBIF_TRANSCFG_ATT7_SWID~~

|}

−

Configures the software ID per CTXDMA port for memory transactions. Software ID 0 (HW_SWID) forces all transactions to go through the SMMU while software ID 1 (PHY_SWID) bypasses it. Accessible in HS mode only.

+

Unofficial name.

−

~~[6.0.0+] The nvhost_tsec firmware sets this register~~ to ~~0x10 or 0x111110 before reading memory from the GPU UCODE carveout~~.

+

Controls accesses to Falcon DMEM.

−

=== ~~TSEC_TFBIF_REGIONCFG~~ ===

+

=== TSEC_FALCON_SPROT_CPUCTL ===

{| class="wikitable" border="1"

! Bits

Line 3,209: Line 3,416:

|-

| 0-2

−

| ~~TSEC_TFBIF_REGIONCFG_T0_APERT_ID~~

+

| Read access level

|-

| 3

−

| ~~TSEC_TFBIF_REGIONCFG_T0_VPR~~

+

| Set on memory read access violation

|-

| 4-6

−

| ~~TSEC_TFBIF_REGIONCFG_T1_APERT_ID~~

+

| Write access level

|-

| 7

−

| ~~TSEC_TFBIF_REGIONCFG_T1_VPR~~

+

| Set on memory write access violation

+

|}

+

Unofficial name.

+

Controls accesses to the [[#TSEC_FALCON_CPUCTL|TSEC_FALCON_CPUCTL]] register.

+

=== TSEC_FALCON_SPROT_MISC ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

|-

−

| 8-10

+

| 0-2

−

| ~~TSEC_TFBIF_REGIONCFG_T2_APERT_ID~~

+

| Read access level

|-

−

| 11

+

| 3

−

| ~~TSEC_TFBIF_REGIONCFG_T2_VPR~~

+

| Set on memory read access violation

|-

−

| 12-14

+

| 4-6

−

| ~~TSEC_TFBIF_REGIONCFG_T3_APERT_ID~~

+

| Write access level

|-

−

| 15

+

| 7

−

| ~~TSEC_TFBIF_REGIONCFG_T3_VPR~~

+

| Set on memory write access violation

+

|}

+

Unofficial name.

+

Controls accesses to the following registers:

+

* [[#TSEC_FALCON_PRIVSTATE|TSEC_FALCON_PRIVSTATE]]

+

* [[#TSEC_FALCON_SFTRESET|TSEC_FALCON_SFTRESET]]

+

* [[#TSEC_FALCON_ADDR|TSEC_FALCON_ADDR]]

+

* [[#TSEC_FALCON_DMACTL|TSEC_FALCON_DMACTL]]

+

* [[#TSEC_FALCON_IMCTL|TSEC_FALCON_IMCTL]]

+

* [[#TSEC_FALCON_IMSTAT|TSEC_FALCON_IMSTAT]]

+

* [[#TSEC_FALCON_SCTL1|TSEC_FALCON_SCTL1]]

+

* [[#TSEC_FALCON_DMAINFO_CTL|TSEC_FALCON_DMAINFO_CTL]]

+

=== TSEC_FALCON_SPROT_IRQ ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

|-

−

| 16-18

+

| 0-2

−

| ~~TSEC_TFBIF_REGIONCFG_T4_APERT_ID~~

+

| Read access level

|-

−

| 19

+

| 3

−

| ~~TSEC_TFBIF_REGIONCFG_T4_VPR~~

+

| Set on memory read access violation

|-

−

| 20-22

+

| 4-6

−

| ~~TSEC_TFBIF_REGIONCFG_T5_APERT_ID~~

+

| Write access level

|-

−

| 23

+

| 7

−

| ~~TSEC_TFBIF_REGIONCFG_T5_VPR~~

+

| Set on memory write access violation

−

|-

−

~~| 24-26~~

−

~~| TSEC_TFBIF_REGIONCFG_T6_APERT_ID~~

−

|-

−

~~| 27~~

−

~~| TSEC_TFBIF_REGIONCFG_T6_VPR~~

−

|-

−

~~| 28-30~~

−

~~| TSEC_TFBIF_REGIONCFG_T7_APERT_ID~~

−

|-

−

~~| 31~~

−

~~| TSEC_TFBIF_REGIONCFG_T7_VPR~~

|}

−

~~Configures the aperture ID and VPR mode per CTXDMA port for memory region accessing. Accessible in HS mode only~~.

+

Unofficial name.

−

[~~6.0.0+~~] ~~The nvhost_tsec firmware sets this register to 0x20 or 0x140 before reading memory from the GPU UCODE carveout.~~

+

Controls accesses to the following registers:

+

* [[#TSEC_FALCON_IRQMODE|TSEC_FALCON_IRQMODE]]

+

* [[#TSEC_FALCON_IRQMSET|TSEC_FALCON_IRQMSET]]

+

* [[#TSEC_FALCON_IRQMCLR|TSEC_FALCON_IRQMCLR]]

+

* [[#TSEC_FALCON_IRQDEST|TSEC_FALCON_IRQDEST]]

+

* [[#TSEC_FALCON_GPTMRINT|TSEC_FALCON_GPTMRINT]]

+

* [[#TSEC_FALCON_GPTMRVAL|TSEC_FALCON_GPTMRVAL]]

+

* [[#TSEC_FALCON_GPTMRCTL|TSEC_FALCON_GPTMRCTL]]

+

* [[#TSEC_FALCON_IRQDEST2|TSEC_FALCON_IRQDEST2]]

+

* [[#TSEC_FALCON_SIRQMASK|TSEC_FALCON_SIRQMASK]]

−

=== ~~TSEC_TFBIF_ACTMON_ACTIVE_MASK~~ ===

+

=== TSEC_FALCON_SPROT_MTHD ===

{| class="wikitable" border="1"

! Bits

! Description

|-

−

| 0

+

| 0-2

−

| ~~TSEC_TFBIF_ACTMON_ACTIVE_MASK_STARVED_MC~~

+

| Read access level

|-

−

| 1

+

| 3

−

| ~~TSEC_TFBIF_ACTMON_ACTIVE_MASK_STALLED_MC~~

+

| Set on memory read access violation

|-

−

| 2

+

| 4-6

−

| ~~TSEC_TFBIF_ACTMON_ACTIVE_MASK_DELAYED_MC~~

+

| Write access level

|-

−

| 3

+

| 7

−

| ~~TSEC_TFBIF_ACTMON_ACTIVE_MASK_ACTIVE~~

+

| Set on memory write access violation

|}

−

~~Takes the memory access mask for the Activity Monitor~~. ~~Disconnected on~~ the ~~TSEC, but available on NVDEC, NVENC and NVJPG.~~

+

Unofficial name.

+

Controls accesses to the following registers:

+

* [[#TSEC_FALCON_ITFEN|TSEC_FALCON_ITFEN]]

+

* [[#TSEC_FALCON_CURCTX|TSEC_FALCON_CURCTX]]

+

* [[#TSEC_FALCON_NXTCTX|TSEC_FALCON_NXTCTX]]

+

* [[#TSEC_FALCON_CTXACK|TSEC_FALCON_CTXACK]]

+

* [[#TSEC_FALCON_MTHDDATA|TSEC_FALCON_MTHDDATA]]

+

* [[#TSEC_FALCON_MTHDID|TSEC_FALCON_MTHDID]]

+

* [[#TSEC_FALCON_MTHDWDAT|TSEC_FALCON_MTHDWDAT]]

+

* [[#TSEC_FALCON_MTHDCOUNT|TSEC_FALCON_MTHDCOUNT]]

+

* [[#TSEC_FALCON_MTHDPOP|TSEC_FALCON_MTHDPOP]]

+

* [[#TSEC_FALCON_MTHDRAMSZ|TSEC_FALCON_MTHDRAMSZ]]

+

* [[#TSEC_FALCON_DEBUG1|TSEC_FALCON_DEBUG1]]

−

=== ~~TSEC_TFBIF_ACTMON_ACTIVE_BORPS~~ ===

+

=== TSEC_FALCON_SPROT_SCTL ===

{| class="wikitable" border="1"

! Bits

! Description

|-

−

| 0

+

| 0-2

−

| ~~TSEC_TFBIF_ACTMON_ACTIVE_BORPS_STARVED_MC_POLARITY~~

+

| Read access level

|-

−

| 1

+

| 3

−

| ~~TSEC_TFBIF_ACTMON_ACTIVE_BORPS_STARVED_MC_OPERATION~~

+

| Set on memory read access violation

|-

−

| 2

+

| 4-6

−

| ~~TSEC_TFBIF_ACTMON_ACTIVE_BORPS_STALLED_MC_POLARITY~~

+

| Write access level

|-

−

| 3

+

| 7

−

| ~~TSEC_TFBIF_ACTMON_ACTIVE_BORPS_STALLED_MC_OPERATION~~

+

| Set on memory write access violation

+

|}

+

Unofficial name.

+

Controls accesses to the [[#TSEC_FALCON_SCTL|TSEC_FALCON_SCTL]] register.

+

=== TSEC_FALCON_SPROT_WDTMR ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

|-

−

| 4

+

| 0-2

−

| ~~TSEC_TFBIF_ACTMON_ACTIVE_BORPS_DELAYED_MC_POLARITY~~

+

| Read access level

|-

−

| 5

+

| 3

−

| ~~TSEC_TFBIF_ACTMON_ACTIVE_BORPS_DELAYED_MC_OPERATION~~

+

| Set on memory read access violation

|-

−

| 6

+

| 4-6

−

| ~~TSEC_TFBIF_ACTMON_ACTIVE_BORPS_ACTIVE_POLARITY~~

+

| Write access level

|-

| 7

−

| ~~TSEC_TFBIF_ACTMON_ACTIVE_BORPS_ACTIVE_OPERATION~~

+

| Set on memory write access violation

|}

−

~~Takes the billions of records per second count for the Activity Monitor~~. ~~Disconnected on~~ the ~~TSEC, but available on NVDEC, NVENC and NVJPG.~~

+

Unofficial name.

+

Controls accesses to the following registers:

+

* [[#TSEC_FALCON_WDTMRVAL|TSEC_FALCON_WDTMRVAL]]

+

* [[#TSEC_FALCON_WDTMRCTL|TSEC_FALCON_WDTMRCTL]]

−

=== ~~TSEC_TFBIF_ACTMON_ACTIVE_WEIGHT~~ ===

+

=== TSEC_FALCON_DMAINFO_FINISHED_FBRD_LOW ===

{| class="wikitable" border="1"

! Bits

Line 3,319: Line 3,578:

|-

| 0-31

−

| ~~TSEC_TFBIF_ACTMON_ACTIVE_WEIGHT_VAL~~

+

| TSEC_FALCON_DMAINFO_FINISHED_FBRD_LOW_VAL

|}

−

~~Controls the Activity Monitor. Disconnected on the TSEC, but available on NVDEC, NVENC and NVJPG.~~

+

=== TSEC_FALCON_DMAINFO_FINISHED_FBRD_HIGH ===

−

=== ~~TSEC_CG~~ ===

{| class="wikitable" border="1"

! Bits

! Description

|-

−

| 0-5

+

| 0-30

−

| ~~TSEC_CG_IDLE_CG_DLY_CNT~~

+

| TSEC_FALCON_DMAINFO_FINISHED_FBRD_HIGH_VAL

−

|-

−

~~| 6~~

−

~~| TSEC_CG_IDLE_CG_EN~~

|-

−

| ~~16-18~~

+

| 31

−

| ~~TSEC_CG_WAKEUP_DLY_CNT~~

+

| TSEC_FALCON_DMAINFO_FINISHED_FBRD_HIGH_OBIT

−

|-

−

~~| 19~~

−

~~| TSEC_CG_WAKEUP_DLY_EN~~

|}

−

=== ~~TSEC_BAR0_CTL~~ ===

+

=== TSEC_FALCON_DMAINFO_FINISHED_FBWR_LOW ===

{| class="wikitable" border="1"

! Bits

! Description

|-

−

| 0

+

| 0-31

−

| ~~TSEC_BAR0_CTL_READ~~

+

| TSEC_FALCON_DMAINFO_FINISHED_FBWR_LOW_VAL

−

|-

+

|}

−

~~| 1~~

+

−

~~| TSEC_BAR0_CTL_WRITE~~

+

=== TSEC_FALCON_DMAINFO_FINISHED_FBWR_HIGH ===

−

|-

+

{| class="wikitable" border="1"

−

~~| 4-7~~

+

! Bits

−

~~| TSEC_BAR0_CTL_BYTE_MASK~~

+

! Description

|-

−

| 12-13

+

| 0-30

−

| ~~TSEC_BAR0_CTL_STATUS~~

+

| TSEC_FALCON_DMAINFO_FINISHED_FBWR_HIGH_VAL

−

~~0: Idle~~

−

~~1: Busy~~

−

~~2: Error~~

−

~~3: Disabled~~

|-

| 31

−

| ~~TSEC_BAR0_CTL_INIT~~

+

| TSEC_FALCON_DMAINFO_FINISHED_FBWR_HIGH_OBIT

|}

−

~~A BAR0 DMA read/write operation requires bits TSEC_BAR0_CTL_INIT and TSEC_BAR0_CTL_READ/TSEC_BAR0_CTL_WRITE to be set in TSEC_BAR0_CTL.~~

+

=== TSEC_FALCON_DMAINFO_CURRENT_FBRD_LOW ===

−

~~During the transfer, TSEC_BAR0_CTL_STATUS is set to "Busy".~~

−

~~Accessing an invalid address sets TSEC_BAR0_CTL_STATUS to "Error".~~

−

=== ~~TSEC_BAR0_ADDR~~ ===

{| class="wikitable" border="1"

! Bits

Line 3,379: Line 3,620:

|-

| 0-31

−

| ~~TSEC_BAR0_ADDR_VAL~~

+

| TSEC_FALCON_DMAINFO_CURRENT_FBRD_LOW_VAL

|}

−

~~Takes the address for DMA transfers between TSEC and HOST1X (master and clients).~~

+

=== TSEC_FALCON_DMAINFO_CURRENT_FBRD_HIGH ===

−

=== ~~TSEC_BAR0_DATA~~ ===

{| class="wikitable" border="1"

! Bits

! Description

|-

−

| 0-31

+

| 0-30

−

| ~~TSEC_BAR0_DATA_VAL~~

+

| TSEC_FALCON_DMAINFO_CURRENT_FBRD_HIGH_VAL

+

|-

+

| 31

+

| TSEC_FALCON_DMAINFO_CURRENT_FBRD_HIGH_OBIT

|}

−

~~Takes the data for DMA transfers between TSEC and HOST1X (master and clients).~~

+

=== TSEC_FALCON_DMAINFO_CURRENT_FBWR_LOW ===

−

=== ~~TSEC_BAR0_TIMEOUT~~ ===

{| class="wikitable" border="1"

! Bits

Line 3,401: Line 3,641:

|-

| 0-31

−

| ~~TSEC_BAR0_TIMEOUT_VAL~~

+

| TSEC_FALCON_DMAINFO_CURRENT_FBWR_LOW_VAL

|}

−

~~Takes the timeout value for DMA transfers between TSEC and HOST1X (master and clients).~~

+

=== TSEC_FALCON_DMAINFO_CURRENT_FBWR_HIGH ===

−

=== ~~TSEC_TEGRA_CTL~~ ===

{| class="wikitable" border="1"

! Bits

! Description

|-

−

| 16

+

| 0-30

−

| ~~TSEC_TEGRA_CTL_TKFI_KFUSE~~

+

| TSEC_FALCON_DMAINFO_CURRENT_FBWR_HIGH_VAL

|-

−

| 17

+

| 31

−

| ~~TSEC_TEGRA_CTL_TKFI_RESTART_FSM_KFUSE~~

+

| TSEC_FALCON_DMAINFO_CURRENT_FBWR_HIGH_OBIT

+

|}

+

=== TSEC_FALCON_DMAINFO_CTL ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0

+

| TSEC_FALCON_DMAINFO_CTL_CLR_FBRD

+

|-

+

| 1

+

| TSEC_FALCON_DMAINFO_CTL_CLR_FBWR

+

|}

+

=== TSEC_SCP_CTL0 ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 10

+

| Enable [[#LOAD|Falcon<->LOAD]] interface

|-

−

| 24

+

| 12

−

| ~~TSEC_TEGRA_CTL_TMPI_FORCE_IDLE_INPUTS_I2C~~

+

| Enable [[#STORE|Falcon<->STORE]] interface

|-

−

| 25

+

| 14

−

| ~~TSEC_TEGRA_CTL_TMPI_RESTART_FSM_HOST1X~~

+

| Enable [[#CMD|Falcon<->CMD]] interface

|-

−

| 26

+

| 16

−

| ~~TSEC_TEGRA_CTL_TMPI_RESTART_FSM_APB~~

+

| Enable [[#SEQ|SEQ]]

|-

−

| 27

+

| 20

−

| ~~TSEC_TEGRA_CTL_TMPI_DISABLE_OUTPUT_I2C~~

+

| Enable [[#CTL|CTL]]

|}

−

~~== Falcon ==~~

+

Unofficial name.

−

"Falcon" (FAst Logic CONtroller) is a proprietary general purpose CPU which can be found inside various hardware blocks that require some sort of logic processing such as TSEC (TSECA and TSECB), NVDEC, NVENC, NVJPG, VIC, GPU PMU and XUSB.

−

=== ~~Processor Registers~~ ===

+

=== TSEC_SCP_CTL1 ===

−

~~A total of 32 processor registers are available in the Falcon CPU.~~

+

{| class="wikitable" border="1"

−

+

! Bits

−

~~==== REG0-REG15 ====~~

+

! Description

−

~~These are 16 32-bit GPRs (general purpose registers).~~

−

~~==== IV0 ====~~

−

~~This is a SPR (special purpose register) that holds the address for interrupt vector 0.~~

−

~~==== IV1 ====~~

−

~~This is a SPR (special purpose register) that holds the address for interrupt vector 1.~~

−

~~==== IV2 ====~~

−

~~This is a SPR (special purpose register) that holds the address for interrupt vector 2. This register is considered "UNDEFINED" and appears to be unused.~~

−

~~==== EV ====~~

−

~~This is a SPR (special purpose register) that holds the address for the exception vector.~~

−

~~Alternative name (envytools): "tv".~~

−

~~==== SP ====~~

−

~~This is a SPR (special purpose register) that holds the current stack pointer.~~

−

~~==== PC ====~~

−

~~This is a SPR (special purpose register) that holds the current program counter.~~

−

~~==== IMB ====~~

−

~~This is a SPR (special purpose register) that holds the external base address for IMEM transfers.~~

−

~~Alternative name (envytools): "xcbase".~~

−

~~==== DMB ====~~

−

~~This is a SPR (special purpose register) that holds the external base address for DMEM transfers.~~

−

~~Alternative name (envytools): "xdbase".~~

−

~~==== CSW ====~~

−

~~This is a SPR (special purpose register) that holds various flag bits.~~

−

{| class="wikitable" border="1"

−

! Bits

−

! Description

|-

−

| 0-7 || ~~General purpose predicates~~

+

| 0

+

| Clear [[#SEQ|SEQ]]

|-

−

| 8 || ~~ALU carry flag~~

+

| 8

+

| Clear [[#SCP|SCP]]'s internal pipeline

|-

−

| 9 || ~~ALU signed overflow flag~~

+

| 11

+

| Enable [[#RNG|RNG]]'s test mode

|-

−

| 10 || ~~ALU sign flag~~

+

| 12

+

| Enable [[#RNG|RNG]]

|-

−

| 11 || ~~ALU zero flag~~

+

| 16

+

| Enable [[#LOAD|Falcon<->LOAD]] interface's dummy mode (all reads return 0)

|-

−

| ~~12-15~~ || ~~Unused~~

+

| 20

+

| Enable [[#LOAD|Falcon<->LOAD]] interface bypassing (all reads are dropped)

|-

−

| 16 || ~~Interrupt 0 enable~~

+

| 24

+

| Enable [[#STORE|Falcon<->STORE]] interface bypassing (all writes are dropped)

+

|}

+

Unofficial name.

+

=== TSEC_SCP_CTL_STAT ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

|-

−

| 17 || ~~Interrupt~~ 1 ~~enable~~

+

| 20

+

| TSEC_SCP_CTL_STAT_DEBUG_MODE

+

|}

+

=== TSEC_SCP_CTL_LOCK ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

|-

−

| 18 |~~| Interrupt 2 enable~~ (~~undefined~~)

+

| 0

+

| Enable lockdown mode (locks IMEM and DMEM)

|-

−

| 19 |~~| Unused~~

+

| 1

+

| Lockdown has pending exit request

|-

−

| 20 |~~| Interrupt 0 saved enable~~

+

| 2

+

| Lockdown has been enabled before

|-

−

| 21 || ~~Interrupt 1 saved enable~~

+

| 4

+

| Enable SCP lockdown mode (locks [[#SCP|SCP]]'s MMIO register space)

|-

−

| ~~22 || Interrupt 2 saved enable (undefined)~~

+

| 6

−

|-

+

| SCP lockdown has been enabled before

−

~~| 23 || Unused~~

−

|-

−

~~| 24 || Exception active~~

−

|-

−

~~| 25 || Unused~~

−

|-

−

~~| 26 || Unknown~~

−

|-

−

~~| 27-28 || Unused~~

−

|-

−

~~| 29 || Unknown~~

−

|-

−

~~| 30-31 || Unused~~

|}

−

~~Alternative~~ name ~~(envytools): "flags"~~.

+

Unofficial name.

−

~~==== CCR ====~~

+

Controls lockdown mode. Can only be cleared in HS mode.

−

~~This is a SPR (special purpose register) that holds configuration bits for the SCP DMA override functionality~~. The value of this register is set using the "cxset" instruction which provides a way to change the behavior of a variable amount of successively executed DMA-related instructions ("xdwait", "xdst" and "xdld").

−

~~{| class=wikitable~~

−

~~! Bits || Description~~

−

|-

−

~~| 0-4 || Number of instructions the override is valid for (0x1F means infinite)~~

−

|-

−

~~| 5 || Crypto destination/source select~~

−

~~0: Crypto register~~

−

~~1: Crypto stream~~

−

|-

−

~~| 6 || External memory override~~

−

~~0: Disabled~~

−

~~1: Enabled~~

−

|-

−

~~| 7 || Internal memory select~~

−

~~0: DMEM~~

−

~~1: IMEM~~

−

|-

−

~~| 8-31 || Unused~~

−

|}

−

~~Alternative name (envytools): "cx".~~

−

~~==== SEC ====~~

−

~~This is a SPR (special purpose register) that holds configuration bits for the SCP authentication process~~.

+

=== TSEC_SCP_CFG ===

{| class="wikitable" border="1"

! Bits

! Description

|-

−

| 0-7 |~~| Start of region to authenticate (in 0x100 pages)~~

+

| 0

+

| Endianness for ADD

+

0: Little

+

1: Big

|-

−

| ~~8-15~~ |~~| Unused~~

+

| 1

+

| Endianness for GFMUL

+

0: Little

+

1: Big

|-

−

| 16 || ~~Mark all subsequent code transfers as secret~~

+

| 2

+

| Endianness for [[#LOAD|LOAD]]

+

0: Little

+

1: Big

|-

−

| 17 || ~~Region is encrypted~~

+

| 3

+

| Endianness for [[#STORE|STORE]]

+

0: Little

+

1: Big

|-

−

| 18 || ~~Unknown (set in HS mode)~~

+

| 4

+

| Endianness for [[#AES|AES]]

+

0: Little

+

1: Big

|-

−

| 19 || ~~Block traps and interrupts (set in HS mode)~~

+

| 8

+

| Flush [[#CMD|CMD]]

|-

−

| 20-23 |~~| Unused~~

+

| 12-13

+

| Carry chain's size

+

0: 32 bits

+

1: 64 bits

+

2: 96 bits

+

3: 128 bits

|-

−

| 24-31 || ~~Size of region to authenticate (in 0x100 pages)~~

+

| 16-31

+

| [[#SCP|SCP]]'s internal pipeline stall timeout value

|}

−

~~Alternative~~ name ~~(envytools): "cauth".~~

+

Unofficial name.

−

~~==== CTX ====~~

−

~~This is a SPR (special purpose register) that holds configuration bits for the CTXDMA ports~~.

+

=== TSEC_SCP_CTL_SCP ===

{| class="wikitable" border="1"

! Bits

! Description

|-

−

| 0-2 || ~~CTXDMA port for code loads (xcld)~~

+

| 0

+

| Swap [[#SCP|SCP]]'s master

|-

−

| 3 || ~~Unused~~

+

| 1

+

| Current [[#SCP|SCP]]'s master

+

0: Falcon

+

1: External

+

|}

+

Unofficial name.

+

=== TSEC_SCP_CTL_PKEY ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0

+

| TSEC_SCP_CTL_PKEY_REQUEST_RELOAD

+

|-

+

| 1

+

| TSEC_SCP_CTL_PKEY_LOADED

+

|}

+

=== TSEC_SCP_CTL_DBG ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 4

+

| Disable lockdown mode

+

|-

+

| 8

+

| Disable SCP lockdown mode

+

|}

+

Unofficial name.

+

Overrides lockdown mode. Can only be set in debug mode.

+

=== TSEC_SCP_DBG0 ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

|-

−

| 4-6 |~~| CTXDMA port for code stores (invalid)~~

+

| 0-3

+

| Index

|-

−

| 7 |~~| Unused~~

+

| 4

+

| Auto-increment

|-

−

| 8-10 |~~| CTXDMA port for data loads (xdld)~~

+

| 5-6

+

| Target

+

0: None

+

1: STORE

+

2: LOAD

+

3: SEQ

|-

−

| 11 || ~~Unused~~

+

| 8-12

+

| [[#SEQ|SEQ]]'s current sequence's size

|-

−

| 12-14 || CTXDMA port for data ~~stores~~ (xdst)

+

| 13-16

−

|-

+

| [[#SEQ|SEQ]]'s current instruction's address

−

| 15-31 || ~~Unused~~

+

|-

−

|}

+

| 17

−

+

| [[#SEQ|SEQ]]'s current instruction is valid

−

Alternative name (envytools): "xtargets".

+

|-

−

+

| 18

−

==== EXCI ====

+

| [[#SEQ|SEQ]] is running in HS mode

−

This is a SPR (special purpose register) that holds information on raised exceptions.

+

|-

−

+

| 19-22

−

{| class="wikitable" border="1"

+

| [[#LOAD|LOAD]]'s queue's size

−

! Bits

+

|-

+

| 23

+

| [[#LOAD|LOAD]]'s current operation is valid

+

|-

+

| 24

+

| [[#LOAD|LOAD]] is running in HS mode

+

|-

+

| 25-26

+

| [[#STORE|STORE]]'s queue's size

+

|-

+

| 30

+

| [[#STORE|STORE]]'s current operation is valid

+

|-

+

| 31

+

| [[#STORE|STORE]] is running in HS mode

+

|}

+

Unofficial name.

+

Used for debugging the [[#LOAD|LOAD]], [[#STORE|STORE]] and [[#SEQ|SEQ]] blocks.

+

=== TSEC_SCP_DBG1 ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-31

+

| Data

+

If target is SEQ:

+

Bits 0-3: current instruction's first operand

+

Bits 4-9: current instruction's second operand

+

Bits 10-14: current instruction's opcode

+

|}

+

Unofficial name.

+

Used for retrieving debug data. Contains information on the last crypto sequence created when debugging the [[#SEQ|SEQ]] block.

+

=== TSEC_SCP_DBG2 ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-1

+

| [[#SEQ|SEQ]]'s state

+

0: Idle

+

1: Recording (cs0begin/cs1begin)

+

2: Executing (cs0exec/cs1exec)

+

|-

+

| 4-7

+

| Number of cycles left for [[#SEQ|SEQ]]'s current sequence

+

|-

+

| 12-15

+

| Active crypto key register (ckeyreg)

+

|}

+

Unofficial name.

+

Used for retrieving additional debug data associated with the [[#SEQ|SEQ]] block.

+

=== TSEC_SCP_CMD ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-3

+

| Destination register

+

|-

+

| 8-13

+

| Source register or immediate value

+

|-

+

| 20-24

+

| Command opcode

+

0x0: nop (fuc5 opcode 0x00)

+

0x1: cmov (fuc5 opcode 0x84)

+

0x2: cxsin (fuc5 opcode 0x88) or xdst (with cxset)

+

0x3: cxsout (fuc5 opcode 0x8C) or xdld (with cxset)

+

0x4: crnd (fuc5 opcode 0x90)

+

0x5: cs0begin (fuc5 opcode 0x94)

+

0x6: cs0exec (fuc5 opcode 0x98)

+

0x7: cs1begin (fuc5 opcode 0x9C)

+

0x8: cs1exec (fuc5 opcode 0xA0)

+

0x9: invalid (fuc5 opcode 0xA4)

+

0xA: cchmod (fuc5 opcode 0xA8)

+

0xB: cxor (fuc5 opcode 0xAC)

+

0xC: cadd (fuc5 opcode 0xB0)

+

0xD: cand (fuc5 opcode 0xB4)

+

0xE: crev (fuc5 opcode 0xB8)

+

0xF: cgfmul (fuc5 opcode 0xBC)

+

0x10: csecret (fuc5 opcode 0xC0)

+

0x11: ckeyreg (fuc5 opcode 0xC4)

+

0x12: ckexp (fuc5 opcode 0xC8)

+

0x13: ckrexp (fuc5 opcode 0xCC)

+

0x14: cenc (fuc5 opcode 0xD0)

+

0x15: cdec (fuc5 opcode 0xD4)

+

0x16: csigcmp (fuc5 opcode 0xD8)

+

0x17: csigenc (fuc5 opcode 0xDC)

+

0x18: csigclr (fuc5 opcode 0xE0)

+

|-

+

| 28

+

| [[#CMD|CMD]]'s current instruction is valid

+

|-

+

| 31

+

| [[#CMD|CMD]] is running in HS mode

+

|}

+

Unofficial name.

+

Contains information on the last crypto command executed.

+

=== TSEC_SCP_STAT0 ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0

+

| [[#SCP|SCP]] is active

+

|-

+

| 2

+

| [[#CMD|CMD]] is active

+

|-

+

| 4

+

| [[#STORE|STORE]] is active

+

|-

+

| 6

+

| [[#SEQ|SEQ]] is active

+

|-

+

| 8

+

| [[#CTL|CTL]] is active

+

|-

+

| 10

+

| [[#LOAD|LOAD]] is active

+

|-

+

| 14

+

| [[#AES|AES]] is active

+

|-

+

| 16

+

| [[#RNG|RNG]] is active

+

|}

+

Unofficial name.

+

Contains the statuses of hardware blocks.

+

=== TSEC_SCP_STAT1 ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-1

+

| Signature comparison result

+

0: None

+

1: Running

+

2: Failed

+

3: Succeeded

+

|-

+

| 4

+

| [[#LOAD|Falcon<->LOAD]] interface is running in HS mode

+

|-

+

| 6

+

| [[#LOAD|Falcon<->LOAD]] interface is ready

+

|-

+

| 8

+

| [[#STORE|Falcon<->STORE]] interface is running in HS mode

+

|-

+

| 10

+

| [[#STORE|Falcon<->STORE]] interface received a valid operation

+

|-

+

| 12

+

| [[#CMD|Falcon<->CMD]] interface is running in HS mode

+

|-

+

| 14

+

| [[#CMD|Falcon<->CMD]] interface received a valid instruction

+

|}

+

Unofficial name.

+

Contains the statuses of hardware interfaces and the result of the last authentication attempt.

+

=== TSEC_SCP_STAT2 ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-4

+

| Current opcode in [[#SEQ|SEQ]]

+

|-

+

| 5-9

+

| Current opcode in [[#CMD|Falcon<->CMD]] interface

+

|-

+

| 10-14

+

| Pending opcode in [[#CMD|CMD]]

+

|-

+

| 15-16

+

| Current opcode in [[#AES|AES]]

+

0: Encryption

+

1: Decryption

+

2: Key expansion

+

3: Key reverse expansion

+

|-

+

| 24

+

| [[#SCP|SCP]]'s internal pipeline is stalled on hazard

+

|-

+

| 25

+

| [[#STORE|STORE]] is stalled

+

|-

+

| 26

+

| [[#LOAD|LOAD]] is stalled

+

|-

+

| 27

+

| [[#RNG|RNG]] is stalled

+

|-

+

| 28

+

| [[#SCP|SCP]]'s internal pipeline is stalled on writeback

+

|-

+

| 29

+

| [[#AES|AES]] is stalled

+

|}

+

Unofficial name.

+

Contains the status of crypto operations.

+

=== TSEC_SCP_RNG_STAT0 ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0

+

| [[#RND|RND]] is ready

+

|-

+

| 4-7

+

| Unknown

+

|-

+

| 8-11

+

| Unknown

+

|-

+

| 16

+

| Unknown

+

|-

+

| 20

+

| Unknown

+

|}

+

Unofficial name.

+

=== TSEC_SCP_RNG_STAT1 ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-15

+

| Unknown

+

|-

+

| 16-31

+

| Unknown

+

|}

+

Unofficial name.

+

=== TSEC_SCP_IRQSTAT ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0

+

| [[#RND|RND]] ready

+

|-

+

| 8

+

| ACL error

+

|-

+

| 12

+

| SEC error

+

|-

+

| 16

+

| [[#CMD|CMD]] error

+

|-

+

| 20

+

| Single step

+

|-

+

| 24

+

| [[#RND|RND]] clock trigger

+

|-

+

| 28

+

| Stall timeout

+

|}

+

Unofficial name.

+

=== TSEC_SCP_IRQMASK ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0

+

| [[#RND|RND]] ready

+

|-

+

| 8

+

| ACL error

+

|-

+

| 12

+

| SEC error

+

|-

+

| 16

+

| [[#CMD|CMD]] error

+

|-

+

| 20

+

| Single step

+

|-

+

| 24

+

| [[#RND|RND]] clock trigger

+

|-

+

| 28

+

| Stall timeout

+

|}

+

Unofficial name.

+

=== TSEC_SCP_ACL_ERR ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0

+

| Writing to a crypto register without the correct ACL

+

|-

+

| 4

+

| Reading from a crypto register without the correct ACL

+

|-

+

| 8

+

| Invalid ACL change (cchmod)

+

|-

+

| 31

+

| ACL error occurred

+

|}

+

Unofficial name.

+

Contains information on errors generated by the [[#TSEC_SCP_IRQSTAT|ACL error]] IRQ.

+

=== TSEC_SCP_SEC_ERR ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0

+

| Security mode changed during sequence execution (cs0exec/cs1exec)

+

|-

+

| 1-2

+

| Security mode at the beginning of sequence execution

+

0: Non-secure

+

1: Heavy Secure

+

|-

+

| 4

+

| Security mode changed during sequence recording (cs0begin/cs1begin)

+

|-

+

| 5-6

+

| Security mode at the beginning of sequence recording

+

0: Non-secure

+

1: Heavy Secure

+

|-

+

| 16

+

| Security mode changed while reading from crypto register/stream (cxsout or xdld)

+

|-

+

| 17-18

+

| Security mode at the beginning of reading from crypto register/stream

+

0: Non-secure

+

1: Heavy Secure

+

|-

+

| 20

+

| Security mode and memory source changed while writing to crypto register/stream (cxsin or xdst)

+

|-

+

| 21-22

+

| Security mode when memory source changed while writing to crypto register/stream

+

0: Non-secure

+

1: Heavy Secure

+

|-

+

| 24

+

| Security mode changed while writing to crypto register/stream (cxsin or xdst)

+

|-

+

| 25-26

+

| Security mode at the beginning of writing to crypto register/stream

+

0: Non-secure

+

1: Heavy Secure

+

|-

+

| 31

+

| SEC error occurred

+

|}

+

Unofficial name.

+

Contains information on errors generated by the [[#TSEC_SCP_IRQSTAT|SEC error]] IRQ.

+

=== TSEC_SCP_CMD_ERR ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0

+

| [[#CMD|CMD]]'s instruction is invalid

+

|-

+

| 4

+

| [[#SEQ|SEQ]]'s sequence is empty

+

|-

+

| 8

+

| [[#SEQ|SEQ]]'s sequence is too long

+

|-

+

| 12

+

| [[#SEQ|SEQ]]'s sequence was not finished

+

|-

+

| 16

+

| Forbidden signature operation (csigcmp, csigenc or csigclr in NS mode)

+

|-

+

| 20

+

| Invalid signature operation (csigcmp in HS mode)

+

|-

+

| 24

+

| Forbidden ACL change (cchmod in NS mode)

+

|}

+

Unofficial name.

+

Contains information on errors generated by the [[#TSEC_SCP_IRQSTAT|CMD error]] IRQ.

+

=== TSEC_SCP_RND_CTL0 ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-31

+

| [[#RND|RND]] clock trigger's lower limit

+

|}

+

Unofficial name.

+

=== TSEC_SCP_RND_CTL1 ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-15

+

| [[#RND|RND]] clock trigger's upper limit

+

|-

+

| 16-31

+

| [[#RND|RND]] clock trigger's mask

+

|}

+

Unofficial name.

+

=== TSEC_SCP_RND_CTL2 ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-15

+

| Unknown

+

|}

+

Unofficial name.

+

=== TSEC_SCP_RND_CTL3 ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 12

+

| Trigger first LFSR

+

|-

+

| 16

+

| Trigger second LFSR

+

|}

+

Unofficial name.

+

=== TSEC_SCP_RND_CTL4 ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-31

+

| First LFSR's polynomial for [[#RNG|RNG]]'s test mode

+

|}

+

Unofficial name.

+

=== TSEC_SCP_RND_CTL5 ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-31

+

| First LFSR's initial state for [[#RNG|RNG]]'s test mode

+

|}

+

Unofficial name.

+

=== TSEC_SCP_RND_CTL6 ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-31

+

| Second LFSR's polynomial for [[#RNG|RNG]]'s test mode

+

|}

+

Unofficial name.

+

=== TSEC_SCP_RND_CTL7 ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-31

+

| Second LFSR's initial state for [[#RNG|RNG]]'s test mode

+

|}

+

Unofficial name.

+

=== TSEC_SCP_RND_CTL8 ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-15

+

| Unknown

+

|-

+

| 16-31

+

| Unknown

+

|}

+

Unofficial name.

+

=== TSEC_SCP_RND_CTL9 ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-15

+

| Unknown

+

|-

+

| 16-31

+

| Unknown

+

|}

+

Unofficial name.

+

=== TSEC_SCP_RND_CTL10 ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-15

+

| Unknown

+

|-

+

| 16-31

+

| Unknown

+

|}

+

Unofficial name.

+

=== TSEC_SCP_RND_CTL11 ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0

+

| Unknown

+

|-

+

| 1

+

| Unknown

+

|-

+

| 2

+

| Unknown

+

|-

+

| 3

+

| Unknown

+

|-

+

| 4-5

+

| First sampler's source

+

0: Oscillator

+

1: Unknown

+

2: LFSR

+

3: Dummy

+

|-

+

| 6-7

+

| Second sampler's source

+

0: Oscillator

+

1: Unknown

+

2: LFSR

+

3: Dummy

+

|-

+

| 8-11

+

| First sampler's tap value

+

|-

+

| 12-15

+

| Second sampler's tap value

+

|-

+

| 16-19

+

| Unknown

+

|-

+

| 20-23

+

| Unknown

+

|-

+

| 24-30

+

| Unknown

+

|-

+

| 31

+

| Unknown

+

|}

+

Unofficial name.

+

=== TSEC_TFBIF_CTL ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0

+

| TSEC_TFBIF_CTL_CLR_BWCOUNT

+

|-

+

| 1

+

| TSEC_TFBIF_CTL_ENABLE

+

|-

+

| 2

+

| TSEC_TFBIF_CTL_CLR_IDLEWDERR

+

|-

+

| 3

+

| TSEC_TFBIF_CTL_RESET

+

|-

+

| 4

+

| TSEC_TFBIF_CTL_IDLE

+

|-

+

| 5

+

| TSEC_TFBIF_CTL_IDLEWDERR

+

|-

+

| 6

+

| TSEC_TFBIF_CTL_SRTOUT

+

|-

+

| 7

+

| TSEC_TFBIF_CTL_CLR_SRTOUT

+

|-

+

| 8-11

+

| TSEC_TFBIF_CTL_SRTOVAL

+

|-

+

| 12

+

| TSEC_TFBIF_CTL_VPR

+

|}

+

=== TSEC_TFBIF_MCCIF_FIFOCTRL ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0

+

| TSEC_TFBIF_MCCIF_FIFOCTRL_RCLK_OVERRIDE

+

|-

+

| 1

+

| TSEC_TFBIF_MCCIF_FIFOCTRL_WCLK_OVERRIDE

+

|-

+

| 2

+

| TSEC_TFBIF_MCCIF_FIFOCTRL_WRCL_MCLE2X

+

|-

+

| 3

+

| TSEC_TFBIF_MCCIF_FIFOCTRL_RDMC_RDFAST

+

|-

+

| 4

+

| TSEC_TFBIF_MCCIF_FIFOCTRL_WRMC_CLLE2X

+

|-

+

| 5

+

| TSEC_TFBIF_MCCIF_FIFOCTRL_RDCL_RDFAST

+

|-

+

| 6

+

| TSEC_TFBIF_MCCIF_FIFOCTRL_CCLK_OVERRIDE

+

|-

+

| 7

+

| TSEC_TFBIF_MCCIF_FIFOCTRL_RCLK_OVR_MODE

+

|-

+

| 8

+

| TSEC_TFBIF_MCCIF_FIFOCTRL_WCLK_OVR_MODE

+

|}

+

=== TSEC_TFBIF_THROTTLE ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-11

+

| TSEC_TFBIF_THROTTLE_BUCKET_SIZE

+

|-

+

| 16-27

+

| TSEC_TFBIF_THROTTLE_LEAK_COUNT

+

|-

+

| 30-31

+

| TSEC_TFBIF_THROTTLE_LEAK_SIZE

+

|}

+

=== TSEC_TFBIF_DBG_STAT0 ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0

+

| TSEC_TFBIF_DBG_STAT0_1K_TRANSFER

+

|-

+

| 1

+

| TSEC_TFBIF_DBG_STAT0_RREQ_ISSUED

+

|-

+

| 2

+

| TSEC_TFBIF_DBG_STAT0_WREQ_ISSUED

+

|-

+

| 3

+

| TSEC_TFBIF_DBG_STAT0_TAGQ_ISSUED

+

|-

+

| 4

+

| TSEC_TFBIF_DBG_STAT0_STALL_RDATQ

+

|-

+

| 5

+

| TSEC_TFBIF_DBG_STAT0_STALL_RACKQ

+

|-

+

| 6

+

| TSEC_TFBIF_DBG_STAT0_STALL_WREQQ

+

|-

+

| 7

+

| TSEC_TFBIF_DBG_STAT0_STALL_WDATQ

+

|-

+

| 8

+

| TSEC_TFBIF_DBG_STAT0_STALL_WACKQ

+

|-

+

| 9

+

| TSEC_TFBIF_DBG_STAT0_STALL_RREQ_PENDING

+

|-

+

| 10

+

| TSEC_TFBIF_DBG_STAT0_STALL_WREQ_PENDING

+

|-

+

| 11

+

| TSEC_TFBIF_DBG_STAT0_STALL_MREQ

+

|-

+

| 12

+

| TSEC_TFBIF_DBG_STAT0_ENGINE_IDLE

+

|-

+

| 13

+

| TSEC_TFBIF_DBG_STAT0_RMCCIF_IDLE

+

|-

+

| 14

+

| TSEC_TFBIF_DBG_STAT0_WMCCIF_IDLE

+

|-

+

| 15

+

| TSEC_TFBIF_DBG_STAT0_CSB_IDLE

+

|-

+

| 16

+

| TSEC_TFBIF_DBG_STAT0_RU_IDLE

+

|-

+

| 17

+

| TSEC_TFBIF_DBG_STAT0_WU_IDLE

+

|-

+

| 19

+

| TSEC_TFBIF_DBG_STAT0_UNWEIGHT_ACTMON_ACTIVE

+

|-

+

| 20

+

| TSEC_TFBIF_DBG_STAT0_UNWEIGHT_ACTMON_MCB

+

|}

+

=== TSEC_TFBIF_DBG_STAT1 ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-31

+

| TSEC_TFBIF_DBG_STAT1_DATA

+

|}

+

=== TSEC_TFBIF_DBG_RDCOUNT_LO ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-31

+

| TSEC_TFBIF_DBG_RDCOUNT_LO_DATA

+

|}

+

=== TSEC_TFBIF_DBG_RDCOUNT_HI ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-31

+

| TSEC_TFBIF_DBG_RDCOUNT_HI_DATA

+

|}

+

=== TSEC_TFBIF_DBG_WRCOUNT_LO ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-31

+

| TSEC_TFBIF_DBG_WRCOUNT_LO_DATA

+

|}

+

=== TSEC_TFBIF_DBG_WRCOUNT_HI ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-31

+

| TSEC_TFBIF_DBG_WRCOUNT_HI_DATA

+

|}

+

=== TSEC_TFBIF_DBG_R32COUNT ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-31

+

| TSEC_TFBIF_DBG_R32COUNT_DATA

+

|}

+

=== TSEC_TFBIF_DBG_R64COUNT ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-31

+

| TSEC_TFBIF_DBG_R64COUNT_DATA

+

|}

+

=== TSEC_TFBIF_DBG_R128COUNT ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-31

+

| TSEC_TFBIF_DBG_R128COUNT_DATA

+

|}

+

=== TSEC_TFBIF_MCCIF_FIFOCTRL1 ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-15

+

| TSEC_TFBIF_MCCIF_FIFOCTRL1_SRD2MC_REORDER_DEPTH_LIMIT

+

|-

+

| 16-31

+

| TSEC_TFBIF_MCCIF_FIFOCTRL1_SWR2MC_REORDER_DEPTH_LIMIT

+

|}

+

=== TSEC_TFBIF_SPROT_EMEM ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-2

+

| Read access level

+

|-

+

| 3

+

| Set on memory read access violation

+

|-

+

| 4-6

+

| Write access level

+

|-

+

| 7

+

| Set on memory write access violation

+

|}

+

Unofficial name.

+

Controls accesses to external memory regions. Accessible in HS mode only.

+

=== TSEC_TFBIF_TRANSCFG ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0

+

| TSEC_TFBIF_TRANSCFG_ATT0_SWID

+

|-

+

| 4

+

| TSEC_TFBIF_TRANSCFG_ATT1_SWID

+

|-

+

| 8

+

| TSEC_TFBIF_TRANSCFG_ATT2_SWID

+

|-

+

| 12

+

| TSEC_TFBIF_TRANSCFG_ATT3_SWID

+

|-

+

| 16

+

| TSEC_TFBIF_TRANSCFG_ATT4_SWID

+

|-

+

| 20

+

| TSEC_TFBIF_TRANSCFG_ATT5_SWID

+

|-

+

| 24

+

| TSEC_TFBIF_TRANSCFG_ATT6_SWID

+

|-

+

| 28

+

| TSEC_TFBIF_TRANSCFG_ATT7_SWID

+

|}

+

Configures the software ID per CTXDMA port for memory transactions. Software ID 0 (HW_SWID) forces all transactions to go through the SMMU while software ID 1 (PHY_SWID) bypasses it. Accessible in HS mode only.

+

[6.0.0+] The nvhost_tsec firmware sets this register to 0x10 or 0x111110 before reading memory from the GPU UCODE carveout.

+

=== TSEC_TFBIF_REGIONCFG ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-2

+

| TSEC_TFBIF_REGIONCFG_T0_APERT_ID

+

|-

+

| 3

+

| TSEC_TFBIF_REGIONCFG_T0_VPR

+

|-

+

| 4-6

+

| TSEC_TFBIF_REGIONCFG_T1_APERT_ID

+

|-

+

| 7

+

| TSEC_TFBIF_REGIONCFG_T1_VPR

+

|-

+

| 8-10

+

| TSEC_TFBIF_REGIONCFG_T2_APERT_ID

+

|-

+

| 11

+

| TSEC_TFBIF_REGIONCFG_T2_VPR

+

|-

+

| 12-14

+

| TSEC_TFBIF_REGIONCFG_T3_APERT_ID

+

|-

+

| 15

+

| TSEC_TFBIF_REGIONCFG_T3_VPR

+

|-

+

| 16-18

+

| TSEC_TFBIF_REGIONCFG_T4_APERT_ID

+

|-

+

| 19

+

| TSEC_TFBIF_REGIONCFG_T4_VPR

+

|-

+

| 20-22

+

| TSEC_TFBIF_REGIONCFG_T5_APERT_ID

+

|-

+

| 23

+

| TSEC_TFBIF_REGIONCFG_T5_VPR

+

|-

+

| 24-26

+

| TSEC_TFBIF_REGIONCFG_T6_APERT_ID

+

|-

+

| 27

+

| TSEC_TFBIF_REGIONCFG_T6_VPR

+

|-

+

| 28-30

+

| TSEC_TFBIF_REGIONCFG_T7_APERT_ID

+

|-

+

| 31

+

| TSEC_TFBIF_REGIONCFG_T7_VPR

+

|}

+

Configures the aperture ID and VPR mode per CTXDMA port for memory region accessing. Accessible in HS mode only.

+

[6.0.0+] The nvhost_tsec firmware sets this register to 0x20 or 0x140 before reading memory from the GPU UCODE carveout.

+

=== TSEC_CG ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-5

+

| TSEC_CG_IDLE_CG_DLY_CNT

+

|-

+

| 6

+

| TSEC_CG_IDLE_CG_EN

+

|-

+

| 16-18

+

| TSEC_CG_WAKEUP_DLY_CNT

+

|-

+

| 19

+

| TSEC_CG_WAKEUP_DLY_EN

+

|}

+

=== TSEC_BAR0_CTL ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0

+

| TSEC_BAR0_CTL_READ

+

|-

+

| 1

+

| TSEC_BAR0_CTL_WRITE

+

|-

+

| 4-7

+

| TSEC_BAR0_CTL_BYTE_MASK

+

|-

+

| 12-13

+

| TSEC_BAR0_CTL_STATUS

+

0: Idle

+

1: Busy

+

2: Error

+

3: Disabled

+

|-

+

| 16-17

+

| TSEC_BAR0_CTL_SEC_MODE

+

0: Non-secure

+

1: Invalid

+

2: Light Secure

+

3: Heavy Secure

+

|-

+

| 31

+

| TSEC_BAR0_CTL_INIT

+

|}

+

Unofficial name.

+

Controls DMA transfers between TSEC and HOST1X (master and clients).

+

Starting a transfer over BAR0 automatically sets TSEC_BAR0_CTL_SEC_MODE to the current Falcon security mode. Once set, any attempts to start a transfer from a lower security level will fail.

+

=== TSEC_BAR0_ADDR ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-31

+

| TSEC_BAR0_ADDR_VAL

+

|}

+

Unofficial name.

+

Takes the address for DMA transfers between TSEC and HOST1X (master and clients).

+

=== TSEC_BAR0_DATA ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-31

+

| TSEC_BAR0_DATA_VAL

+

|}

+

Unofficial name.

+

Takes the data for DMA transfers between TSEC and HOST1X (master and clients).

+

=== TSEC_BAR0_TIMEOUT ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-31

+

| TSEC_BAR0_TIMEOUT_VAL

+

|}

+

Unofficial name.

+

Takes the timeout value for DMA transfers between TSEC and HOST1X (master and clients).

+

=== TSEC_VERSION ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-31

+

| Version

+

|}

+

Unofficial name.

+

=== TSEC_SCRATCH0 ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-31

+

| Value

+

|}

+

Unofficial name.

+

=== TSEC_SCRATCH1 ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-31

+

| Value

+

|}

+

Unofficial name.

+

=== TSEC_SCRATCH2 ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-31

+

| Value

+

|}

+

Unofficial name.

+

=== TSEC_SCRATCH3 ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-31

+

| Value

+

|}

+

Unofficial name.

+

=== TSEC_SCRATCH4 ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-31

+

| Value

+

|}

+

Unofficial name.

+

=== TSEC_SCRATCH5 ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-31

+

| Value

+

|}

+

Unofficial name.

+

=== TSEC_SCRATCH6 ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-31

+

| Value

+

|}

+

Unofficial name.

+

=== TSEC_SCRATCH7 ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-31

+

| Value

+

|}

+

Unofficial name.

+

=== TSEC_GPTMRINT ===

+

Unofficial name.

+

Same as [[#TSEC_FALCON_GPTMRINT|TSEC_FALCON_GPTMRINT]], but for an unknown hardware block.

+

=== TSEC_GPTMRVAL ===

+

Unofficial name.

+

Same as [[#TSEC_FALCON_GPTMRVAL|TSEC_FALCON_GPTMRVAL]], but for an unknown hardware block.

+

=== TSEC_GPTMRCTL ===

+

Unofficial name.

+

Same as [[#TSEC_FALCON_GPTMRCTL|TSEC_FALCON_GPTMRCTL]], but for an unknown hardware block.

+

=== TSEC_ITFEN ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0

+

| Enable [[#TSEC_GPTMRINT|TSEC_GPTMRINT]]

+

|-

+

| 1

+

| Unknown

+

|-

+

| 2

+

| Unknown

+

|-

+

| 3

+

| Unknown

+

|}

+

Unofficial name.

+

=== TSEC_ITFSTAT ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0

+

| [[#TSEC_GPTMRINT|TSEC_GPTMRINT]] is enabled

+

|-

+

| 1

+

| Unknown

+

|-

+

| 2

+

| Unknown

+

|-

+

| 3

+

| Unknown

+

|}

+

Unofficial name.

+

=== TSEC_TEGRA_CTL ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 16

+

| TSEC_TEGRA_CTL_TKFI_KFUSE

+

|-

+

| 17

+

| TSEC_TEGRA_CTL_TKFI_RESTART_FSM_KFUSE

+

|-

+

| 24

+

| TSEC_TEGRA_CTL_TMPI_FORCE_IDLE_INPUTS_I2C

+

|-

+

| 25

+

| TSEC_TEGRA_CTL_TMPI_RESTART_FSM_HOST1X

+

|-

+

| 26

+

| TSEC_TEGRA_CTL_TMPI_RESTART_FSM_APB

+

|-

+

| 27

+

| TSEC_TEGRA_CTL_TMPI_DISABLE_OUTPUT_I2C

+

|}

+

== Falcon ==

+

"Falcon" (FAst Logic CONtroller) is a proprietary general purpose CPU which can be found inside various hardware blocks that require some sort of logic processing such as TSEC (TSECA and TSECB), NVDEC, NVENC, NVJPG, VIC, GPU PMU and XUSB.

+

=== Processor Registers ===

+

A total of 32 processor registers are available in the Falcon CPU.

+

==== REG0-REG15 ====

+

These are 16 32-bit GPRs (general purpose registers).

+

==== IV0 ====

+

This is a SPR (special purpose register) that holds the address for interrupt vector 0. Only bits 0 to 15 are used.

+

==== IV1 ====

+

This is a SPR (special purpose register) that holds the address for interrupt vector 1. Only bits 0 to 15 are used.

+

==== IV2 ====

+

This is a SPR (special purpose register) that holds the address for interrupt vector 2. This register is considered "UNDEFINED" and appears to be unused.

+

==== EV ====

+

This is a SPR (special purpose register) that holds the address for the exception vector. Only bits 0 to 15 are used.

+

Alternative name (envytools): "tv".

+

==== SP ====

+

This is a SPR (special purpose register) that holds the current stack pointer. Only bits 0 to 15 are used.

+

==== PC ====

+

This is a SPR (special purpose register) that holds the current program counter. Only bits 0 to 15 are used.

+

==== IMB ====

+

This is a SPR (special purpose register) that holds the external base address for IMEM transfers.

+

Alternative name (envytools): "xcbase".

+

==== DMB ====

+

This is a SPR (special purpose register) that holds the external base address for DMEM transfers.

+

Alternative name (envytools): "xdbase".

+

==== CSW ====

+

This is a SPR (special purpose register) that holds various flag bits.

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-7 || General purpose predicates

+

|-

+

| 8 || ALU carry flag

+

|-

+

| 9 || ALU signed overflow flag

+

|-

+

| 10 || ALU sign flag

+

|-

+

| 11 || ALU zero flag

+

|-

+

| 16 || Interrupt 0 enable

+

|-

+

| 17 || Interrupt 1 enable

+

|-

+

| 18 || Interrupt 2 enable (undefined)

+

|-

+

| 20 || Interrupt 0 saved enable

+

|-

+

| 21 || Interrupt 1 saved enable

+

|-

+

| 22 || Interrupt 2 saved enable (undefined)

+

|-

+

| 24 || Exception active

+

|-

+

| 26-31 || Unknown

+

|}

+

Alternative name (envytools): "flags".

+

==== CCR ====

+

This is a SPR (special purpose register) that holds configuration bits for the SCP DMA override functionality. The value of this register is set using the "cxset" instruction which provides a way to change the behavior of a variable amount of successively executed DMA-related instructions ("xdwait", "xdst" and "xdld").

+

{| class=wikitable

+

! Bits || Description

+

|-

+

| 0-4 || Number of instructions the override is valid for (0x1F means infinite)

+

|-

+

| 5 || Crypto source/destination select

+

0: Crypto register

+

1: Crypto stream

+

|-

+

| 6 || Bypass mode

+

0: Disabled

+

1: Enabled

+

|-

+

| 7 || Internal memory select

+

0: DMEM

+

1: IMEM

+

|}

+

Alternative name (envytools): "cx".

+

==== SEC ====

+

This is a SPR (special purpose register) that holds configuration bits for the SCP authentication process.

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-7 || Start of region to authenticate (in pages of 0x100 bytes)

+

|-

+

| 16 || Force secure DMA transfers

+

|-

+

| 17 || Decrypt region to authenticate

+

|-

+

| 18 || Signature check passed

+

|-

+

| 19 || Suppress interrupts and exceptions

+

|-

+

| 24-31 || Size of region to authenticate (in pages of 0x100 bytes)

+

|}

+

Alternative name (envytools): "cauth".

+

==== CTX ====

+

This is a SPR (special purpose register) that holds configuration bits for the CTXDMA ports.

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-2 || CTXDMA port for code loads (xcld)

+

|-

+

| 4-6 || CTXDMA port for code stores (invalid)

+

|-

+

| 8-10 || CTXDMA port for data loads (xdld)

+

|-

+

| 12-14 || CTXDMA port for data stores (xdst)

+

|}

+

Alternative name (envytools): "xtargets".

+

==== EXCI ====

+

This is a SPR (special purpose register) that holds information on raised exceptions.

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-19 || Exception PC

+

|-

+

| 20-23 || Exception cause

+

|}

+

Alternative name (envytools): "tstatus".

+

==== SEC1 ====

+

Only available in Falcon v6+ CPUs, marked as "RESERVED" for v5.

+

==== IMB1 ====

+

Only available in Falcon v6+ CPUs, marked as "RESERVED" for v5.

+

==== DMB1 ====

+

Only available in Falcon v6+ CPUs, marked as "RESERVED" for v5.

+

=== Secure BootROM ===

+

Certain Falcon CPUs may have an optional "Secure BootROM", but contrary to the common purpose of bootrom code, this doesn't execute while booting the CPU. In fact, being a microprocessor, Falcon is designed to execute user supplied code right off the bat in a clean slate state. However, Falcon can be paired with a [[#SCP|secure co-processor]] and provide a cryptosystem for any hardware block that may require it, originating what is known as a "secretful" unit.

+

Secretful Falcon CPUs have [[#TSEC_FALCON_HWCFG1|TSEC_FALCON_HWCFG1_SECURITY_MODEL]] set to 3, which means they support "Heavy Secure" mode (or "HS" for short). While in HS mode, the Falcon's DMEM and IMEM regions are protected from read and write operations, which effectively hides code and data from attackers.

+

Entering HS mode first requires uploading code marked as "secure" to Falcon, which can be done from MMIO using [[#TSEC_FALCON_IMEMC|TSEC_FALCON_IMEMC]] with the [[#TSEC_FALCON_IMEMC|TSEC_FALCON_IMEMC_SECURE]] bit set. Upon jumping to a page marked as secret, the [[#TSEC_FALCON_EXCI|INV_INS]] exception is raised which tells the Falcon to start executing the secure bootrom code.

+

The secure bootrom lives in a hidden ROM region, instead of IMEM, and is mapped as --x at address 0. On Falcon v5 CPUs its size is 0x367 bytes.

+

==== Initialization ====

+

The first instructions of the secure bootrom simply save each [[#REG0-REG15|GPR]] to the stack and check the contents of the [[#SEC|SEC SPR]].

+

==== Authentication ====

+

The main purpose of the secure bootrom is to authenticate the code pages marked as "secure". This is done by first extracting the base address and size of the region to authenticate from the [[#SEC|SEC SPR]], then calculating a signature over this region and finally comparing it to the value of the [[#SCP|SCP]] register $c6.

+

If the comparison is successful, bit 18 of [[#SEC|SEC SPR]] is set (which is mirrored in [[#TSEC_FALCON_SVEC_SPR|TSEC_FALCON_SVEC_SPR]]), the signature comparison result in [[#TSEC_SCP_STAT1|TSEC_SCP_STAT1]] is set to 3 and each page from the region to authenticate is marked as valid. Bit 19 of [[#SEC|SEC SPR]] is also automatically set, preventing any interrupts or exceptions from being raised while in HS mode, but contrary to bit 18 this one can be manually cleared by authenticated code.

+

Below is the authentication algorithm's pseudocode:

+

+

...

+

// This runs in a loop for each 0x100 bytes page.

+

cs0begin 0x03

+

cxsin $c4

+

cenc $c3 $c5

+

cxor $c5 $c3

+

ckeyreg $c4

+

cxor $c5 $c5

+

cs0exec 0x11

+

...

+

// Use secret 0x01 as key and $c7 as seed.

+

csecret $c3 1

+

ckeyreg $c3

+

cenc $c3 $c7

+

ckeyreg $c3

+

cenc $c4 $c5

+

csigcmp $c4 $c6

+

...

+

</syntaxhighlight>

+

==== Decryption ====

+

If bit 17 is set in the [[#SEC|SEC SPR]], the secure bootrom will additionally attempt to decrypt the region to authenticate.

+

Below is the decryption algorithm's pseudocode:

+

+

...

+

// Use secret 0x06 as key.

+

cs0begin 0x03

+

cxsin $c3

+

cdec $c4 $c3

+

cxsout $c4

+

csecret $c5 0x06

+

ckexp $c5 $c5

+

cs0exec 0x10

+

ckeyreg $c5

+

...

+

</syntaxhighlight>

+

==== Exit ====

+

The secure bootrom finishes by restoring each [[#REG0-REG15|GPR]] from stack and returning from the exception state. This will result in the authenticated code region being executed in HS mode until the current [[#PC|PC]] points to an address outside of the authenticated region. When this happens, each page from the authenticated region is automatically marked as invalid without any involvement of the secure bootrom, meaning that the secure bootrom is only invoked when entering HS mode.

+

== SCP ==

+

"SCP" (Secure Co-Processor) is a proprietary coprocessor which can be found inside every [[#Falcon|Falcon]] that supports [[#Secure BootROM|Heavy Secure Mode]]. On the Tegra X1 these are TSECA, TSECB, NVDEC and the GPU's PMU.

+

=== Hardware ===

+

SCP is subdivided into several specialized hardware blocks and interfaces.

+

==== LOAD ====

+

Block for handling memory reads from SCP to Falcon. It communicates with Falcon over a dedicated interface.

+

The interface can be enabled or disabled by register [[#TSEC_SCP_CTL0|TSEC_SCP_CTL0]].

+

==== STORE ====

+

Block for handling memory writes from Falcon to SCP. It communicates with Falcon over a dedicated interface.

+

The interface can be enabled or disabled by register [[#TSEC_SCP_CTL0|TSEC_SCP_CTL0]].

+

==== CMD ====

+

Block for translating Falcon crypto operands into SCP commands. It communicates with Falcon over a dedicated interface.

+

The interface can be enabled or disabled by register [[#TSEC_SCP_CTL0|TSEC_SCP_CTL0]]. The status of the current command is reported through register [[#TSEC_SCP_CMD|TSEC_SCP_CMD]].

+

==== SEQ ====

+

Block for recording and executing sequences of crypto operations in the form of macros.

+

Can be enabled or disabled by register [[#TSEC_SCP_CTL0|TSEC_SCP_CTL0]].

+

==== CTL ====

+

Overseer block for controlling certain SCP features.

+

Can be enabled or disabled by register [[#TSEC_SCP_CTL0|TSEC_SCP_CTL0]].

+

+

==== AES ====

+

Block for providing AES-128-ECB functionality.

+

==== RNG ====

+

Block for encapsulating and controlling the internal random number generator.

+

Can be enabled or disabled by register [[#TSEC_SCP_CTL1|TSEC_SCP_CTL1]] and reports the status of the internal random number generator through registers [[#TSEC_SCP_RNG_STAT0|TSEC_SCP_RNG_STAT0]] and [[#TSEC_SCP_RNG_STAT1|TSEC_SCP_RNG_STAT1]].

+

===== RND =====

+

Internal random number generator.

+

Can be configured by the [[#TSEC_SCP_RND_CTL0|TSEC_SCP_RND_CTLx]] registers.

+

=== Operations ===

+

{| class="wikitable" border="1"

+

! Opcode

+

! Name

+

! Operand0

+

! Operand1

+

! Operation

+

! Precondition

+

! Postcondition

+

|-

+

| 0 || nop || N/A || N/A || N/A || N/A || N/A

+

|-

+

| 1 || mov || $cX || $cY || <code><nowiki>$cX = $cY;</nowiki></code> || N/A || <code><nowiki>ACL($cX) = ACL($cY);</nowiki></code>

+

|-

+

| 2 || xsin || $cX || N/A || <code><nowiki>$cX = read_from_stream();</nowiki></code> || N/A || <code><nowiki>ACL($cX) = is_mode_hs ? 0x3 : 0x1F;</nowiki></code>

+

|-

+

| 3 || xsout || $cX || N/A || <code><nowiki>write_to_stream($cX);</nowiki></code> || <code><nowiki>((is_mode_hs && (ACL($cX) & 0x2)) || (!is_mode_hs && (ACL($cX) & 0xA)))</nowiki></code> || N/A

+

|-

+

| 4 || [[#rnd|rnd]] || $cX || N/A || <code><nowiki>$cX = read_from_rnd();</nowiki></code> || N/A || <code><nowiki>ACL($cX) = is_mode_hs ? 0x3 : 0x1F;</nowiki></code>

+

|-

+

| 5 || s0begin || immX || N/A || <code><nowiki>record_macro_for_N_instructions(0, immX);</nowiki></code>|| N/A || N/A

+

|-

+

| 6 || s0exec || immX || N/A || <code><nowiki>execute_macro_N_times(0, immX);</nowiki></code> || N/A || N/A

+

|-

+

| 7 || s1begin || immX || N/A || <code><nowiki>record_macro_for_N_instructions(1, immX);</nowiki></code> || N/A || N/A

+

|-

+

| 8 || s1exec || immX || N/A || <code><nowiki>execute_macro_N_times(1, immX);</nowiki></code> || N/A || N/A

+

|-

+

| 9 || <invalid> || N/A || N/A || N/A || N/A || N/A

+

|-

+

| 0xA || [[#chmod|chmod]] || $cX || immY || <code><nowiki>ACL($cX) = immY;</nowiki></code> || See [[#ACLs|ACLs]] || N/A

+

|-

+

| 0xB || xor || $cX || $cY || <code><nowiki>$cX ^= $cY;</nowiki></code> || <code><nowiki>((is_mode_hs && (ACL($cX) & 0x2) && (ACL($cY) & 0x2)) || (!is_mode_hs && (ACL($cX) & 0x1A) && (ACL($cY) & 0xA)))</nowiki></code> || <code><nowiki>ACL($cX) = ACL($cY);</nowiki></code>

+

|-

+

| 0xC || add || $cX || immY || <code><nowiki>$cX += immY;</nowiki></code> || <code><nowiki>((is_mode_hs && (ACL($cX) & 0x2)) || (!is_mode_hs && (ACL($cX) & 0x1A)))</nowiki></code> || N/A

+

|-

+

| 0xD || and || $cX || $cY || <code><nowiki>$cX &= $cY;</nowiki></code> || <code><nowiki>((is_mode_hs && (ACL($cX) & 0x2) && (ACL($cY) & 0x2)) || (!is_mode_hs && (ACL($cX) & 0x1A) && (ACL($cY) & 0xA)))</nowiki></code> || <code><nowiki>ACL($cX) = ACL($cY);</nowiki></code>

+

|-

+

| 0xE || rev || $cX || $cY || <code><nowiki>$cX = endian_swap128($cY);</nowiki></code> || <code><nowiki>(is_mode_hs || (!is_mode_hs && (ACL($cX) & 0x10)))</nowiki></code> || <code><nowiki>ACL($cX) = ACL($cY);</nowiki></code>

+

|-

+

| 0xF || gfmul || $cX || $cY || <code><nowiki>$cX = gfmul($cY);</nowiki></code>|| <code><nowiki>((is_mode_hs && (ACL($cX) & 0x2) && (ACL($cY) & 0x2)) || (!is_mode_hs && (ACL($cX) & 0x1A) && (ACL($cY) & 0xA)))</nowiki></code> || <code><nowiki>ACL($cX) = ACL($cY);</nowiki></code>

+

|-

+

| 0x10 || secret || $cX || immY || <code><nowiki>$cX = load_secret(immY);</nowiki></code> || N/A || <code><nowiki>ACL($cX) = load_secret_acl(immY);</nowiki></code>

+

|-

+

| 0x11 || keyreg || $cX || N/A || <code><nowiki>active_key = $cX;</nowiki></code> || N/A || N/A

+

|-

+

| 0x12 || kexp || $cX || $cY || <code><nowiki>$cX = aes_key_expand($cY);</nowiki></code> || <code><nowiki>(is_mode_hs || (!is_mode_hs && (ACL($cX) & 0x10)))</nowiki></code> || <code><nowiki>ACL($cX) = ACL($cY);</nowiki></code>

+

|-

+

| 0x13 || krexp || $cX || $cY || <code><nowiki>$cX = aes_key_reverse_expand($cY);</nowiki></code> || <code><nowiki>(is_mode_hs || (!is_mode_hs && (ACL($cX) & 0x10)))</nowiki></code> || <code><nowiki>ACL($cX) = ACL($cY);</nowiki></code>

+

|-

+

| 0x14 || enc || $cX || $cY || <code><nowiki>$cX = aes_enc(active_key, $cY);</nowiki></code> || N/A || <code><nowiki>ACL($cX) = (ACL(active_key) & ACL($cY));</nowiki></code>

+

|-

+

| 0x15 || dec || $cX || $cY || <code><nowiki>$cX = aes_dec(active_key, $cY);</nowiki></code> || N/A || <code><nowiki>ACL($cX) = (ACL(active_key) & ACL($cY));</nowiki></code>

+

|-

+

| 0x16 || [[#sigcmp|sigcmp]] || $cX || $cY || <code><nowiki>current_sig = memcmp($cX, $cY) ? NULL : $cX;</nowiki></code> || <code><nowiki>(is_mode_secure_bootrom && (ACL($cY) & 0x2))</nowiki></code> || <code><nowiki>is_mode_hs = has_sig = (current_sig != NULL);</nowiki></code>

+

|-

+

| 0x17 || sigenc || $cX || $cY || <code><nowiki>$cX = aes_enc($cY, current_sig);</nowiki></code> || <code><nowiki>(is_mode_hs && has_sig)</nowiki></code> || <code><nowiki>ACL($cX) = 0x3;</nowiki></code>

+

|-

+

| 0x18 || [[#sigclr|sigclr]] || N/A || N/A || <code><nowiki>current_sig = NULL;</nowiki></code> || <code><nowiki>(is_mode_hs && has_sig)</nowiki></code> || <code><nowiki>has_sig = false;</nowiki></code>

+

|}

+

==== rnd ====

+

+

This instruction initializes a crypto register with random data.

+

Executing this instruction only succeeds if the RNG controller is enabled for the SCP, which requires taking the following steps:

+

* Write 0x7FFF to [[#TSEC_SCP_RND_CTL0|TSEC_SCP_RND_CTL0]].

+

* Write 0x3FF0000 to [[#TSEC_SCP_RND_CTL1|TSEC_SCP_RND_CTL1]].

+

* Write 0xFF00 to [[#TSEC_SCP_RND_CTL11|TSEC_SCP_RND_CTL11]].

+

* Write 0x1000 to [[#TSEC_SCP_CTL1|TSEC_SCP_CTL1]].

+

Otherwise it hangs forever.

+

==== chmod ====

+

<code>00000000: f5 3c XY a8 cchmod $cY 0X</code> or <code>00000000: f5 3c XY a9 cchmod $cY 1X</code>

+

This instruction takes a crypto register and a 5 bit immediate value which represents the [[#ACLs|ACLs]] mask to set.

+

==== sigcmp ====

+

<code>00000000: f5 3c XY d8 csigcmp $cY $cX</code>

+

Takes 2 crypto registers as operands and is automatically executed when jumping to a code region previously uploaded as secret. This instruction does not work in secure mode.

+

==== sigclr ====

+

<code>00000000: f5 3c 00 e0 csigclr</code>

+

This instruction takes no operands and clears the saved cauth signature used by the csigenc instruction.

+

=== ACLs ===

+

Each crypto register has an associated access control list with the following format:

+

{| class="wikitable" border="1"

+

! Bit

! Description

|-

−

| 0~~-19~~ || ~~Exception PC~~

+

| 0 || [[#Secure Keyable|Secure Keyable]]

−

|-

−

~~| 20-23 || Exception cause~~

−

|-

−

~~| 24-31 || Unused~~

−

|}

−

~~Alternative name (envytools): "tstatus".~~

−

~~==== SEC1 ====~~

−

~~Unknown. Marked as "RESERVED".~~

−

~~==== IMB1 ====~~

−

~~Unknown. Marked as "RESERVED".~~

−

~~==== DMB1 ====~~

−

~~Unknown. Marked as "RESERVED".~~

−

~~== SCP ==~~

−

Part of the information here (which hasn't made it into envytools documentation yet) was shared by [https://wiki.0x04.net/wiki/Marcin_Ko%C5%9Bcielnicki mwk] from reverse engineering falcon processors over the years.

−

~~=== Heavy Secure Mode ===~~

−

~~==== Entry ====~~

−

From non-secure mode, upon jumping to a page marked as secret, a secret fault occurs. This causes the CPU to verify the region specified in $cauth against the MAC loaded in $c6. If the comparison is successful, the valid bit (bit0) is set on all pages in the $cauth region, and $pc is set to the base of the $cauth region. If the comparsion fails, the CPU is halted.

−

~~==== Exit ====~~

−

~~The CPU automatically goes back to non-secure mode when returning back into non-secret pages. When this happens, the valid bit (bit0) in the TLB flags is cleared for all secret pages.~~

−

~~==== Implementation ====~~

−

~~Under certain circumstances, it is possible to observe~~ [[#~~sigauth~~|~~sigauth]] being briefly written to [[#TSEC_SCP_CMD|TSEC_SCP_CMD]] as "csigauth $c4 $c6" while the opcodes in [[#TSEC_SCP_STAT2|TSEC_SCP_STAT2]] are set to "cxsin" and "csigauth", respectively.~~

−

~~Via [[#TSEC_SCP_DBG0|TSEC_SCP_DBG0]] it can be observed that a 3-sized macro sequence is loaded into cs0 during a secure mode transition.~~

−

~~=== Operations ===~~

−

~~{| class="wikitable" border="1"~~

−

~~! Opcode~~

−

~~! Name~~

−

~~! Operand0~~

−

~~! Operand1~~

−

~~! Operation~~

−

~~! Condition~~

−

|-

−

~~| 0 || nop || N/A || N/A || ||~~

−

|-

−

~~| 1 || mov || $cX || $cY || <code>$cX = $cY; ACL(X) = ACL(Y);</code> ||~~

−

|-

−

~~| 2 || sin || $cX || N/A || <code>$cX = read_stream(); ACL(X) = ???;</code> ||~~

−

|-

−

~~| 3 || sout || $cX || N/A || <code>write_stream($cX);</code> || ?~~

−

|-

−

~~| 4 || [[#rnd|rnd~~]] ~~|| $cX || N/A || <code>$cX = read_rnd(); ACL(X) = ???;</code> ||~~

−

|-

−

~~| 5 || s0begin || immX || N/A || <code>record_macro_for_N_instructions(0, immX);</code> ||~~

−

|-

−

~~| 6 || s0exec || immX || N/A || <code>execute_macro_N_times(0, immX);</code> ||~~

−

|-

−

~~| 7 || s1begin || immX || N/A || <code>record_macro_for_N_instructions(1, immX);</code> ||~~

−

|-

−

~~| 8 || s1exec || immX || N/A || <code>execute_macro_N_times(1, immX);</code> ||~~

−

|-

−

~~| 9 || <invalid> || || || ||~~

−

|-

−

~~| 0xA || [[#chmod|chmod]] || $cX || immY || Complicated, see [[#ACL|ACL]]. ||~~

−

|-

−

~~| 0xB || xor || $cX || $cY || <code>$cX ^= $cY;</code> || <code>(ACL(X) & 2) && (ACL(Y) & 2)</code>~~

−

|-

−

~~| 0xC || add || $cX || immY || <code>$cX += immY;</code> || <code>(ACL(X) & 2)</code>~~

−

|-

−

~~| 0xD || and || $cX || $cY || <code>$cX &= $cY;</code> || <code>(ACL(X) & 2) && (ACL(Y) & 2)</code>~~

−

|-

−

~~| 0xE || rev || $cX || $cY || <code>$cX = endian_swap128($cY); ACL(X) = ACL(Y);</code> ||~~

−

|-

−

~~| 0xF || gfmul || $cX || $cY || <code>$cX = gfmul($cY); ACL(X) = ACL(Y);</code> || <code>(ACL(Y) & 2)</code>~~

−

|-

−

~~| 0x10 || secret || $cX || immY || <code>$cX = load_secret(immY); ACL(X) = load_secret_acl(immY);</code> ||~~

−

|-

−

~~| 0x11 || keyreg || immX || N/A || <code>active_key_idx = immX;</code> ||~~

−

|-

−

~~| 0x12 || kexp || $cX || $cY || <code>$cX = aes_kexp($cY); ACL(X) = ACL(Y);</code> ||~~

−

|-

−

~~| 0x13 || krexp || $cX || $cY || <code>$cX = aes_kexp_reverse($cY); ACL(X) = ACL(Y);</code> ||~~

−

|-

−

~~| 0x14 || enc || $cX || $cY || <code>$cX = aes_enc(active_key_idx, $cY); ACL(X) = ACL(active_key_idx) & ACL(Y);</code> ||~~

|-

−

| ~~0x15~~ || ~~dec || $cX || $cY || <code>$cX = aes_dec(active_key_idx, $cY); ACL(X) = ACL(active_key_idx) & ACL(Y);</code> |~~|

+

| 1 || [[#Secure Readable|Secure Readable]]

|-

−

| ~~0x16~~ || [[#~~sigauth~~|~~sigauth~~]] ~~|| $cX || $cY || <code>if (hash_verify($cX, $cY)) { has_sig = true; current_sig = $cX; }</code> || ?~~

+

| 2 || [[#Insecure Keyable|Insecure Keyable]]

|-

−

| ~~0x17~~ || [[#~~sigclr~~|~~sigclr~~]] ~~|| N/A || N/A || <code>has_sig = false;</code> ||~~

+

| 3 || [[#Insecure Readable|Insecure Readable]]

|-

−

| ~~0x18~~ || ~~sigenc || $cX || $cY || <code>if (has_sig) { $cX = aes_enc($cY, current_sig); ACL(X) = 0x13; }</code> |~~|

+

| 4 || [[#Insecure Writeable|Insecure Writeable]]

|}

−

~~==== sigauth ====~~

+

On boot, every crypto register has an ACL value of 0x1F.

−

~~<code>00000000: f5 3c XY d8 csigauth $cY $cX</code>~~

−

~~Takes 2~~ crypto ~~registers as operands~~ and ~~is automatically executed when jumping~~ to a ~~code region previously uploaded as secret. This instruction does not work in secure~~ mode.

+

In HS mode, [[#STORE|STORE]] can always write to a crypto register. In NS and LS modes, [[#STORE|STORE]] can only write to a crypto register if it has the [[#Insecure Writeable|Insecure Writeable]] access mode.

−

~~==== sigclr ====~~

+

In HS mode, [[#LOAD|LOAD]] can only retrieve a crypto register's value if it has the [[#Secure Readable|Secure Readable]] access mode. In NS and LS modes, [[#LOAD|LOAD]] can only retrieve a crypto register's value if it has the [[#Insecure Readable|Insecure Readable]] and [[#Secure Readable|Secure Readable]] access modes.

−

~~<code>00000000: f5 3c 00 e0 csigclr</code>~~

−

~~This instruction takes no operands~~ and ~~clears~~ the ~~saved cauth signature used by the csigenc instruction~~.

−

~~==== chmod ====~~

+

Loading a secret into a crypto register sets a per-secret ACL, unconditionally.

−

~~<code>00000000: f5 3c XY a8 cchmod $cY 0X</code> or <code>00000000: f5 3c XY a9 cchmod $cY 1X</code>~~

−

~~This instruction takes~~ a crypto register ~~and a 5 bit immediate value which represents the [[#ACL|ACL]] mask to set~~.

+

==== Secure Keyable ====

+

Controls if a crypto register can be used as key in HS mode.

−

~~==== rnd ====~~

+

Forced set if the crypto register has [[#Secure Readable|Secure Readable]] access. Once cleared, this access mode cannot be set again.

−

~~<code>00000000: f5 3c 0X 90 crnd $cX</code>~~

−

~~This instruction initializes~~ a crypto register ~~with random data~~.

+

==== Secure Readable ====

+

Controls if a crypto register can be read in HS mode.

−

~~Executing~~ this ~~instruction only succeeds if the RND interface is enabled for the SCP, which requires taking the following steps:~~

+

Once cleared, this access mode cannot be set again.

−

* Write 0x7FFF to [[#TSEC_RND_CTL0|TSEC_RND_CTL0]].

−

* Write 0x3FF0000 to [[#TSEC_RND_CTL1|TSEC_RND_CTL1]].

−

* Write 0xFF00 to TSEC_RND_CTL11.

−

* Write 0x1000 to [[#TSEC_SCP_CTL1|TSEC_SCP_CTL1]].

−

~~Otherwise it hangs forever~~.

+

==== Insecure Keyable ====

+

Controls if a crypto register can be used as key in NS and LS modes.

−

~~=== ACL ===~~

+

Forced set if the crypto register has [[#Secure Readable|Insecure Readable]] access. This access mode cannot be set if the crypto register doesn't have [[#Secure Keyable|Secure Keyable]] access.

−

~~{| class="wikitable" border="1"~~

−

~~! Bit~~

−

~~! Meaning~~

−

|-

−

~~| 0 || Secure key.~~ Forced set if ~~bit1 is set. Once cleared, cannot be set again.~~

−

|-

−

~~| 1 || Secure readable~~. ~~Once cleared,~~ cannot be ~~set again.~~

−

|-

−

~~| 2 || Insecure key. Forced~~ set if ~~bit3 is set. Forced clear if bit0 is clear. Can be toggled back and forth.~~

−

|-

−

~~| 3 || Insecure readable~~. ~~Forced clear if bit1 is clear. Can be toggled back and forth.~~

−

|-

−

~~| 4 || Insecure overwritable. Can be toggled back and forth.~~

−

|}

−

==== ~~Initial values~~ ====

+

==== Insecure Readable ====

−

~~On SCP boot, the ACL is 0x1F for all $cX~~.

+

Controls if a crypto register can be read in NS and LS modes.

−

~~Loading into $cX using xdst instruction sets ACL($cX) to 0x13 and 0x1F, for secure and insecure~~ mode ~~respectively~~.

+

This access mode cannot be set if the crypto register doesn't have [[#Secure Keyable|Secure Readable]] access.

−

~~Spilling~~ a ~~$cX~~ to ~~DMEM using xdld instruction is allowed if (ACL($cX) & 2) or (ACL($cX) & 8), for secure~~ and ~~insecure mode respectively~~.

+

==== Insecure Writeable ====

+

Controls if a crypto register can be written to in NS and LS modes.

−

~~Loading a secret into $cX sets a per-secret ACL, unconditionally~~.

+

This access mode has no effect in HS mode.

=== Secrets ===

−

~~Falcon's~~ Heavy Secure Mode has access to 64 128-bit keys which are burned at factory. These keys can be loaded using the $csecret instruction which takes the target crypto register and the key index as arguments.

+

[[#Secure BootROM|Heavy Secure Mode]] has access to 64 128-bit keys which are burned at factory. These keys can be loaded using the $csecret instruction which takes the target crypto register and the key index as arguments.

Secrets are specific to each Falcon unit with the exception of secret 0x3F. This secret is effectively empty (all zeros), but is configured to be overwritten with the KFUSE private key once the KFUSE clock is enabled. The KFUSE private key is console-unique.

{| class=wikitable

−

! Index || ACL || ~~Notes~~

+

! Index || ACL || Description

|-

−

| 0x00 || ~~0x13~~ || Used by [[TSEC_Firmware#Keygen|Keygen]], nvhost_tsec, nvhost_nvdec_bl020_prod, nvhost_nvdec020_prod, nvhost_nvdec020_ns and acr_ucode firmwares.

+

| 0x00 || 0x03 || Used by [[TSEC_Firmware#Keygen|Keygen]], nvhost_tsec, nvhost_nvdec_bl020_prod, nvhost_nvdec020_prod, nvhost_nvdec020_ns and acr_ucode firmwares.

|-

−

| 0x01 || ~~0x10~~ || Used by ~~nvhost_nvdec_bl020_prod firmware~~.

+

| 0x01 || 0x00 || Used by Falcon's [[#Secure BootROM|Secure BootROM]] for the signature generation algorithm.

|-

−

| 0x02 || ~~0x10~~ ||

+

| 0x02 || 0x00 ||

|-

−

| 0x03 || ~~0x11~~ || Used by nvhost_tsec, nvhost_nvdec020_prod and nvhost_nvdec020_ns firmwares.

+

| 0x03 || 0x01 || Used by nvhost_tsec, nvhost_nvdec020_prod and nvhost_nvdec020_ns firmwares.

|-

−

| 0x04 || ~~0x10~~ || Used by nvhost_tsec, nvhost_nvdec020_prod and nvhost_nvdec020_ns firmwares.

+

| 0x04 || 0x00 || Used by nvhost_tsec, nvhost_nvdec020_prod and nvhost_nvdec020_ns firmwares.

|-

−

| 0x05 || ~~0x13~~ || Used by nvhost_tsec, nvhost_nvdec_bl020_prod, nvhost_nvdec020_prod, nvhost_nvdec020_ns and acr_ucode firmwares.

+

| 0x05 || 0x03 || Used by nvhost_tsec, nvhost_nvdec_bl020_prod, nvhost_nvdec020_prod, nvhost_nvdec020_ns and acr_ucode firmwares.

|-

−

| 0x06 || ~~0x11~~ ||

+

| 0x06 || 0x01 || Used by Falcon's [[#Secure BootROM|Secure BootROM]] as key to decrypt data during authentication (decided by bit 17 in the [[#SEC|SEC]] register).

|-

−

| 0x07 || ~~0x11~~ || Used by [6.0.0+] nvhost_tsec firmware.

+

| 0x07 || 0x01 || Used by [6.0.0+] nvhost_tsec firmware.

|-

−

| 0x08 || ~~0x10~~ ||

+

| 0x08 || 0x00 ||

|-

−

| 0x09 || ~~0x13~~ || Used by nvhost_tsec firmware.

+

| 0x09 || 0x03 || Used by nvhost_tsec firmware.

|-

−

| 0x0A || ~~0x11~~ ||

+

| 0x0A || 0x01 ||

|-

−

| 0x0B || ~~0x10~~ || Used by nvhost_tsec, nvhost_nvdec020_prod and nvhost_nvdec020_ns firmwares.

+

| 0x0B || 0x00 || Used by nvhost_tsec, nvhost_nvdec020_prod and nvhost_nvdec020_ns firmwares.

|-

−

| 0x0C || ~~0x13~~ ||

+

| 0x0C || 0x03 ||

|-

−

| 0x0D || ~~0x11~~ ||

+

| 0x0D || 0x01 ||

|-

−

| 0x0E || ~~0x10~~ ||

+

| 0x0E || 0x00 ||

|-

−

| 0x0F || ~~0x13~~ || Used by nvhost_tsec firmware.

+

| 0x0F || 0x03 || Used by nvhost_tsec firmware.

|-

−

| 0x10 || ~~0x11~~ || Used by [1.0.0-5.1.0] nvhost_tsec firmware.

+

| 0x10 || 0x01 || Used by [1.0.0-5.1.0] nvhost_tsec firmware.

|-

−

| 0x11 || ~~0x10~~ ||

+

| 0x11 || 0x00 ||

|-

−

| 0x12 || ~~0x13~~ ||

+

| 0x12 || 0x03 ||

|-

−

| 0x13 || ~~0x11~~ ||

+

| 0x13 || 0x01 ||

|-

−

| 0x14 || ~~0x10~~ ||

+

| 0x14 || 0x00 ||

|-

−

| 0x15 || ~~0x13~~ || Used by nvhost_nvdec_bl020_prod, [5.0.0+] nvhost_nvdec020_prod, [5.0.0+] nvhost_nvdec020_ns and [6.0.0+] nvhost_tsec firmwares.

+

| 0x15 || 0x03 || Used by nvhost_nvdec_bl020_prod, [5.0.0+] nvhost_nvdec020_prod, [5.0.0+] nvhost_nvdec020_ns and [6.0.0+] nvhost_tsec firmwares.

|-

−

| 0x16 || ~~0x11~~ ||

+

| 0x16 || 0x01 ||

|-

−

| 0x17 || ~~0x10~~ ||

+

| 0x17 || 0x00 || Used by [11.0.0+] nvhost_tsec firmware.

|-

−

| 0x18 || ~~0x13~~ ||

+

| 0x18 || 0x03 ||

|-

−

| 0x19 || ~~0x11~~ ||

+

| 0x19 || 0x01 ||

|-

−

| 0x1A || ~~0x10~~ ||

+

| 0x1A || 0x00 ||

|-

−

| 0x1B || ~~0x13~~ ||

+

| 0x1B || 0x03 ||

|-

−

| 0x1C || ~~0x11~~ ||

+

| 0x1C || 0x01 ||

|-

−

| 0x1D || ~~0x10~~ ||

+

| 0x1D || 0x00 ||

|-

−

| 0x1E || ~~0x13~~ ||

+

| 0x1E || 0x03 ||

|-

−

| 0x1F || ~~0x11~~ ||

+

| 0x1F || 0x01 ||

|-

−

| 0x20 || ~~0x10~~ ||

+

| 0x20 || 0x00 ||

|-

−

| 0x21 || ~~0x13~~ ||

+

| 0x21 || 0x03 ||

|-

−

| 0x22 || ~~0x11~~ ||

+

| 0x22 || 0x01 ||

|-

−

| 0x23 || ~~0x10~~ ||

+

| 0x23 || 0x00 ||

|-

−

| 0x24 || ~~0x13~~ ||

+

| 0x24 || 0x03 ||

|-

−

| 0x25 || ~~0x11~~ ||

+

| 0x25 || 0x01 ||

|-

−

| 0x26 || ~~0x10~~ || Used by [[TSEC_Firmware#KeygenLdr|KeygenLdr]] and [[TSEC_Firmware#SecureBoot|SecureBoot]]

+

| 0x26 || 0x00 || Used by [[TSEC_Firmware#KeygenLdr|KeygenLdr]] and [[TSEC_Firmware#SecureBoot|SecureBoot]]

|-

−

| 0x27 || ~~0x13~~ ||

+

| 0x27 || 0x03 ||

|-

−

| 0x28 || ~~0x11~~ ||

+

| 0x28 || 0x01 ||

|-

−

| 0x29 || ~~0x10~~ ||

+

| 0x29 || 0x00 ||

|-

−

| 0x2A || ~~0x13~~ ||

+

| 0x2A || 0x03 ||

|-

−

| 0x2B || ~~0x11~~ ||

+

| 0x2B || 0x01 ||

|-

−

| 0x2C || ~~0x10~~ ||

+

| 0x2C || 0x00 ||

|-

−

| 0x2D || ~~0x13~~ ||

+

| 0x2D || 0x03 ||

|-

−

| 0x2E || ~~0x11~~ ||

+

| 0x2E || 0x01 ||

|-

−

| 0x2F || ~~0x10~~ ||

+

| 0x2F || 0x00 ||

|-

−

| 0x30 || ~~0x13~~ ||

+

| 0x30 || 0x03 ||

|-

−

| 0x31 || ~~0x11~~ ||

+

| 0x31 || 0x01 ||

|-

−

| 0x32 || ~~0x10~~ ||

+

| 0x32 || 0x00 ||

|-

−

| 0x33 || ~~0x13~~ ||

+

| 0x33 || 0x03 ||

|-

−

| 0x34 || ~~0x11~~ ||

+

| 0x34 || 0x01 ||

|-

−

| 0x35 || ~~0x10~~ ||

+

| 0x35 || 0x00 ||

|-

−

| 0x36 || ~~0x13~~ ||

+

| 0x36 || 0x03 ||

|-

−

| 0x37 || ~~0x11~~ ||

+

| 0x37 || 0x01 ||

|-

−

| 0x38 || ~~0x10~~ ||

+

| 0x38 || 0x00 ||

|-

−

| 0x39 || ~~0x13~~ ||

+

| 0x39 || 0x03 ||

|-

−

| 0x3A || ~~0x11~~ ||

+

| 0x3A || 0x01 ||

|-

−

| 0x3B || ~~0x10~~ ||

+

| 0x3B || 0x00 ||

|-

−

| 0x3C || ~~0x13~~ || Used by nvhost_tsec firmware.

+

| 0x3C || 0x03 || Used by nvhost_tsec firmware.

|-

−

| 0x3D || ~~0x11~~ ||

+

| 0x3D || 0x01 ||

|-

−

| 0x3E || ~~0x10~~ ||

+

| 0x3E || 0x00 ||

|-

−

| 0x3F || ~~0x10~~ || Used by [[TSEC_Firmware#Keygen|Keygen]], nvhost_tsec, nvhost_nvdec020_prod and nvhost_nvdec020_ns firmwares.

+

| 0x3F || 0x00 || Used by [[TSEC_Firmware#Keygen|Keygen]], nvhost_tsec, nvhost_nvdec020_prod and nvhost_nvdec020_ns firmwares.

|}

Hexkyz

Bureaucrats, Administrators

2,787

edits

Changes

TSEC (view source)

Revision as of 21:34, 24 September 2022