Nintendo Switch Brew

Changes

GPU Classes (view source)

Revision as of 15:16, 31 March 2018

2,684 bytes added ,  15:16, 31 March 2018
→‎3D
Line 19: Line 19:  
|-
 
|-
 
| 0 || SetObject || 1 || bitfield || Bit0-15: ClassId, bit16-20: EngineId
 
| 0 || SetObject || 1 || bitfield || Bit0-15: ClassId, bit16-20: EngineId
−
|-
+
|- style="border-top: double"
 
| 0x40 || NoOperation || 1 || ||
 
| 0x40 || NoOperation || 1 || ||
 
|-
 
|-
Line 37: Line 37:  
|-
 
|-
 
| 0x49 || MmeShadowRamControl || 1 || uint || 0=MethodTrack, 1=MethodTrackWithFilter, 2=MethodPassthrough, 3=MethodReplay. Used during ClearColor.
 
| 0x49 || MmeShadowRamControl || 1 || uint || 0=MethodTrack, 1=MethodTrackWithFilter, 2=MethodPassthrough, 3=MethodReplay. Used during ClearColor.
−
|-
+
|- style="border-top: double"
 
| 0x83 || LineWidthSeparate || 1 || bool ||
 
| 0x83 || LineWidthSeparate || 1 || bool ||
 
|-
 
|-
 
| 0x84 || ForceEarlyFragmentTests || 1 || bool ||
 
| 0x84 || ForceEarlyFragmentTests || 1 || bool ||
−
|-
+
|- style="border-top: double"
 
| 0x87 || Barrier || 1 || bitfield ||
 
| 0x87 || Barrier || 1 || bitfield ||
−
|-
+
|- style="border-top: double"
 
| 0xBA || || 1 || || SetRenderTargets writes 1/0 here an optional buffer != NULL, and depending on type.
 
| 0xBA || || 1 || || SetRenderTargets writes 1/0 here an optional buffer != NULL, and depending on type.
−
|-
+
|- style="border-top: double"
 
| 0xBE || || 1 || pipe || SetRenderTargets writes here repeatedly 16 times, if an optional buffer != NULL and is a given type.
 
| 0xBE || || 1 || pipe || SetRenderTargets writes here repeatedly 16 times, if an optional buffer != NULL and is a given type.
 
|-
 
|-
 
| 0xBF || || 1 || bool || SetRenderTargets writes 1 here after 0xBE has been written 16 times, and 0xDC been written.
 
| 0xBF || || 1 || bool || SetRenderTargets writes 1 here after 0xBE has been written 16 times, and 0xDC been written.
−
|-
+
|- style="border-top: double"
 
| 0xC2 || CacheSplit || 1 || enum ||
 
| 0xC2 || CacheSplit || 1 || enum ||
−
|-
+
|- style="border-top: double"
 
| 0xC8 || TesselationMode || 1 || bitfield || Bit0-1: PrimitiveType (0=Isolines, 1=Triangles, 2=Quads), bit4-5: Spacing (0=Equal, 1=FractionalOdd, 2=FractionalEven), bit8: Cw, bit9: Connected
 
| 0xC8 || TesselationMode || 1 || bitfield || Bit0-1: PrimitiveType (0=Isolines, 1=Triangles, 2=Quads), bit4-5: Spacing (0=Equal, 1=FractionalOdd, 2=FractionalEven), bit8: Cw, bit9: Connected
 
|-
 
|-
 
| 0xC9 || TesselationOuterLevels || 4 || float[4] ||
 
| 0xC9 || TesselationOuterLevels || 4 || float[4] ||
−
|-
+
|- style="border-top: double"
 
| 0xCD || TesselationInnerLevels || 2 || float[2] ||
 
| 0xCD || TesselationInnerLevels || 2 || float[2] ||
−
|-
+
|- style="border-top: double"
 
| 0xDC || || 1 || bool || SetRenderTargets writes 1 here, if an optional buffer != NULL and is a given type.
 
| 0xDC || || 1 || bool || SetRenderTargets writes 1 here, if an optional buffer != NULL and is a given type.
−
|-
+
|- style="border-top: double"
 
| 0xDF || RasterizerEnable || 1 || bool ||
 
| 0xDF || RasterizerEnable || 1 || bool ||
−
|-
+
|- style="border-top: double"
 
| 0xE0+8*N || TransformFeedbackBufferEnable || 1 || bool || n=0..3
 
| 0xE0+8*N || TransformFeedbackBufferEnable || 1 || bool || n=0..3
 
|-
 
|-
Line 67: Line 67:  
|-
 
|-
 
| 0xE3+8*N || TransformFeedbackBufferFlags || 1 || ||
 
| 0xE3+8*N || TransformFeedbackBufferFlags || 1 || ||
−
|-
+
|- style="border-top: double"
 
| 0x1C0+4*N || TransformFeedbackBufferStream || 1 || bitfield ||
 
| 0x1C0+4*N || TransformFeedbackBufferStream || 1 || bitfield ||
 
|-
 
|-
Line 73: Line 73:  
|-
 
|-
 
| 0x1C2+4*N || TransformFeedbackStride || 1 || uint ||
 
| 0x1C2+4*N || TransformFeedbackStride || 1 || uint ||
−
|-
+
|- style="border-top: double"
 
| 0x1D1 || TransformFeedbackEnable || 1 || bool ||
 
| 0x1D1 || TransformFeedbackEnable || 1 || bool ||
−
|-
+
|- style="border-top: double"
 
| 0x1D3 || || 1 || || GpuInit writes 0x3f here.
 
| 0x1D3 || || 1 || || GpuInit writes 0x3f here.
−
|-
+
|- style="border-top: double"
 
| 0x1D5 || SampleShading || 1 || bitfield || Bit0-3: ?, bit4: Enable
 
| 0x1D5 || SampleShading || 1 || bitfield || Bit0-3: ?, bit4: Enable
−
|-
+
|- style="border-top: double"
 
| 0x1DF || LocalBase || 1 || uint || TODO
 
| 0x1DF || LocalBase || 1 || uint || TODO
−
|-
+
|- style="border-top: double"
 
| 0x1F0 || ZCullWidth || 1 || || SetRenderTargets optionally uses this.
 
| 0x1F0 || ZCullWidth || 1 || || SetRenderTargets optionally uses this.
 
|-
 
|-
Line 89: Line 89:  
|-
 
|-
 
| 0x1F3 || || 1 || || SetRenderTargets optionally writes 0 here.
 
| 0x1F3 || || 1 || || SetRenderTargets optionally writes 0 here.
−
|-
+
|- style="border-top: double"
 
| 0x1F8 || || 1 || || SetRenderTargets optionally uses this.
 
| 0x1F8 || || 1 || || SetRenderTargets optionally uses this.
 
|-
 
|-
Line 97: Line 97:  
|-
 
|-
 
| 0x1FC || ZCullContextEndAddr || 2 || gpuva ||
 
| 0x1FC || ZCullContextEndAddr || 2 || gpuva ||
−
|-
+
|- style="border-top: double"
 
| 0x200+16*N || RenderTargetNAddr || 2 || gpuva ||
 
| 0x200+16*N || RenderTargetNAddr || 2 || gpuva ||
 
|-
 
|-
Line 143: Line 143:  
|-
 
|-
 
| 0x360 || ClearColor || 4 || float ||
 
| 0x360 || ClearColor || 4 || float ||
−
|-
+
|- style="border-top: double"
 
| 0x36B || PolygonModeFront || 1 || bitfield || 0x1B00/0x1B01/0x1B02
 
| 0x36B || PolygonModeFront || 1 || bitfield || 0x1B00/0x1B01/0x1B02
 
|-
 
|-
 
| 0x36C || PolygonModeBack || 1 || bitfield || 0x1B00/0x1B01/0x1B02
 
| 0x36C || PolygonModeBack || 1 || bitfield || 0x1B00/0x1B01/0x1B02
−
|-
+
|- style="border-top: double"
 
| 0x36F || ? || 1 || bitfield || Bit0:?, bit16:?. Used by ClearDepthStencil.
 
| 0x36F || ? || 1 || bitfield || Bit0:?, bit16:?. Used by ClearDepthStencil.
 
|-
 
|-
Line 159: Line 159:  
|-
 
|-
 
| 0x374 || || 1 || || 0 written here for "simple" BlendState.
 
| 0x374 || || 1 || || 0 written here for "simple" BlendState.
−
|-
+
|- style="border-top: double"
−
| 0x380+4*n || ScissorNEnable || 1 || bool || n=0..15. GpuInit writes 1 here.
+
| 0x380+4*N || ScissorNEnable || 1 || bool || n=0..15. GpuInit writes 1 here.
 
|-
 
|-
 
| 0x381+4*N || ScissorNHorizontal || 1 || bitfield || Bit0-15: min, bit16-31: max
 
| 0x381+4*N || ScissorNHorizontal || 1 || bitfield || Bit0-15: min, bit16-31: max
 
|-
 
|-
 
| 0x382+4*N || ScissorNVertical || 1 || bitfield || Bit0-15: min, bit16-31: max
 
| 0x382+4*N || ScissorNVertical || 1 || bitfield || Bit0-15: min, bit16-31: max
−
|-
+
|- style="border-top: double"
 
| 0x3D5 || StencilBackRefValue || 1 || ||
 
| 0x3D5 || StencilBackRefValue || 1 || ||
 
|-
 
|-
Line 175: Line 175:  
|-
 
|-
 
| 0x3D9 || TiledCacheTileSize || 1 || bitfield || Bit0-15: ?, bit16-31: ?
 
| 0x3D9 || TiledCacheTileSize || 1 || bitfield || Bit0-15: ?, bit16-31: ?
−
|-
+
|- style="border-top: double"
 
| 0x3DE || DiscardTrigger || 1 || bitfield || Bit4-6: DiscardColorIndex, bit0: DiscardDepthStencil
 
| 0x3DE || DiscardTrigger || 1 || bitfield || Bit4-6: DiscardColorIndex, bit0: DiscardDepthStencil
−
|-
+
|- style="border-top: double"
 
| 0x3E0 || TiledCacheAction1 || 1 || bool || Trigger?
 
| 0x3E0 || TiledCacheAction1 || 1 || bool || Trigger?
−
|-
+
|- style="border-top: double"
 
| 0x3E7 || DepthBounds || 2 || float[2] ||
 
| 0x3E7 || DepthBounds || 2 || float[2] ||
−
|-
+
|- style="border-top: double"
 
| 0x3ED || MultisampleRasterEnable || 1 || bool || Also written 0 when clearing all colors.
 
| 0x3ED || MultisampleRasterEnable || 1 || bool || Also written 0 when clearing all colors.
 
|-
 
|-
Line 193: Line 193:  
|-
 
|-
 
| 0x3F2 || SampleMask2 || 1 || ||
 
| 0x3F2 || SampleMask2 || 1 || ||
−
|-
+
|- style="border-top: double"
 
| 0x3F5 || Multisample_Related2 || 1 || || TODO
 
| 0x3F5 || Multisample_Related2 || 1 || || TODO
 
|-
 
|-
 
| 0x3F6 || CoverageModulationEnable || 1 || bool ||
 
| 0x3F6 || CoverageModulationEnable || 1 || bool ||
−
|-
+
|- style="border-top: double"
 
| 0x3F8 || Unknown?Addr || 2 || gpuva || SetRenderTargets writes the address of an optional buffer here.
 
| 0x3F8 || Unknown?Addr || 2 || gpuva || SetRenderTargets writes the address of an optional buffer here.
 
|-
 
|-
Line 207: Line 207:  
|-
 
|-
 
| 0x3FD || || 1 || bitfield?[2] || SetRenderTargets writes here
 
| 0x3FD || || 1 || bitfield?[2] || SetRenderTargets writes here
−
|-
+
|- style="border-top: double"
 
| 0x40C || CoverageModulationTable || 4 || float[4] ||
 
| 0x40C || CoverageModulationTable || 4 || float[4] ||
−
|-
+
|- style="border-top: double"
 
| 0x433 || || 1 || || GpuInit writes 4 here.
 
| 0x433 || || 1 || || GpuInit writes 4 here.
−
|-
+
|- style="border-top: double"
 
| 0x438 || || 1 || || GpuInit writes 0xFF here.
 
| 0x438 || || 1 || || GpuInit writes 0xFF here.
 
|-
 
|-
 
| 0x439 || || 1 || || GpuInit writes 0xFF here.
 
| 0x439 || || 1 || || GpuInit writes 0xFF here.
−
|-
+
|- style="border-top: double"
 
| 0x43B || || 1 || || GpuInit writes 0xFF here.
 
| 0x43B || || 1 || || GpuInit writes 0xFF here.
 
|-
 
|-
Line 223: Line 223:  
|-
 
|-
 
| 0x43E || ClearFlags? || 1 || || GpuInit writes 0x101 here.
 
| 0x43E || ClearFlags? || 1 || || GpuInit writes 0x101 here.
−
|-
+
|- style="border-top: double"
 
| 0x446 || DrawElementsEnableBaseVertex? || 1 || bool || TODO
 
| 0x446 || DrawElementsEnableBaseVertex? || 1 || bool || TODO
−
|-
+
|- style="border-top: double"
 
| 0x44D || TiledCacheAction2 || 1 || bool || Trigger?
 
| 0x44D || TiledCacheAction2 || 1 || bool || Trigger?
−
|-
+
|- style="border-top: double"
 
| 0x452 || RasterEnable || 1 || bool ||
 
| 0x452 || RasterEnable || 1 || bool ||
−
|-
+
|- style="border-top: double"
 
| 0x458 || VertexAttribTable || 4 || bitfield[16] || Bit0-4: StreamIndex, bit7-20: Format0, bit21-30: Format1
 
| 0x458 || VertexAttribTable || 4 || bitfield[16] || Bit0-4: StreamIndex, bit7-20: Format0, bit21-30: Format1
−
|-
+
|- style="border-top: double"
 +
| 0x478 || MultisampleGrid || 3 || bitfield[3] || Bit0-3: x0, bit4-7: y0, bit8-11: x1, etc..
 +
|- style="border-top: double"
 
| 0x47C || || 1 || trigger || BindProgram writes 0 here sometimes.
 
| 0x47C || || 1 || trigger || BindProgram writes 0 here sometimes.
 +
|- style="border-top: double"
 +
| 0x47E || MultisampleCoverageToColor || 1 || bitfield || Bit0: Enable, bit4-6: ?
 
|-
 
|-
 
| 0x47F || DepthBufferResolve || 1 || trigger || 1 is written here to trigger.
 
| 0x47F || DepthBufferResolve || 1 || trigger || 1 is written here to trigger.
−
|-
+
|- style="border-top: double"
−
| 0x478 || MultisampleGrid || 3 || bitfield[3] || Bit0-3: x0, bit4-7: y0, bit8-11: x1, etc..
  −
|-
  −
| 0x47E || MultisampleCoverageToColor || 1 || bitfield || Bit0: Enable, bit4-6: ?
  −
|-
   
| 0x487 || RenderTargetControl || 1 || bitfield || Bit0-3: NumberOfRenderTargets, bunch of other flags. Used by SetRenderTargets.
 
| 0x487 || RenderTargetControl || 1 || bitfield || Bit0-3: NumberOfRenderTargets, bunch of other flags. Used by SetRenderTargets.
−
|-
+
|- style="border-top: double"
 
| 0x48A || || 1 || || Optionally used by SetRenderTargets.
 
| 0x48A || || 1 || || Optionally used by SetRenderTargets.
 
|-
 
|-
Line 249: Line 249:  
|-
 
|-
 
| 0x48D || SamplerBinding (???) || 1 || enum || 0=Independently, 1=ViaHeaderBinding
 
| 0x48D || SamplerBinding (???) || 1 || enum || 0=Independently, 1=ViaHeaderBinding
−
|-
+
|- style="border-top: double"
 
| 0x4A2 || InvalidateTextureDataNoWfi (???) || 1 || bitfield || bit0: 0=AllLines, 1=OneLine, bit4-25: Tag
 
| 0x4A2 || InvalidateTextureDataNoWfi (???) || 1 || bitfield || bit0: 0=AllLines, 1=OneLine, bit4-25: Tag
−
|-
+
|- style="border-top: double"
 
| 0x4AB || ShaderScheduling (???) || 1 || enum || 0=OldestThreadFirst, 1=RoundRobin
 
| 0x4AB || ShaderScheduling (???) || 1 || enum || 0=OldestThreadFirst, 1=RoundRobin
−
|-
+
|- style="border-top: double"
 
| 0x4B3 || DepthTestEnable || 1 || bool || Enables DepthWriteEnable and DepthFunc.
 
| 0x4B3 || DepthTestEnable || 1 || bool || Enables DepthWriteEnable and DepthFunc.
−
|-
+
|- style="border-top: double"
 
| 0x4B8 || MultisampleAlphaToCoverageDither || 1 || bool ||
 
| 0x4B8 || MultisampleAlphaToCoverageDither || 1 || bool ||
 
|-
 
|-
 
| 0x4B9 || BlendIndependent || 1 || bool || 1 written here for "simple" BlendState.
 
| 0x4B9 || BlendIndependent || 1 || bool || 1 written here for "simple" BlendState.
−
|-
  −
| 0x4BB || AlphaTestEnable || 1 || bool ||
   
|-
 
|-
 
| 0x4BA || DepthWriteEnable || 1 || bool ||
 
| 0x4BA || DepthWriteEnable || 1 || bool ||
 
|-
 
|-
 +
| 0x4BB || AlphaTestEnable || 1 || bool ||
 +
|- style="border-top: double"
 
| 0x4C3 || DepthFunc || 1 || bitfield || Bit0-3: DepthFunc
 
| 0x4C3 || DepthFunc || 1 || bitfield || Bit0-3: DepthFunc
 
|-
 
|-
Line 269: Line 269:  
|-
 
|-
 
| 0x4C5 || AlphaTestFunc || 1 || bitfield || Bit0-3: AlphaTestFunc
 
| 0x4C5 || AlphaTestFunc || 1 || bitfield || Bit0-3: AlphaTestFunc
−
|-
+
|- style="border-top: double"
 
| 0x4C7 || BlendColor || 4 || float[4] || TODO
 
| 0x4C7 || BlendColor || 4 || float[4] || TODO
−
|-
+
|- style="border-top: double"
 
| 0x4CC || InvalidateSamplerCache (???) || 1 || bitfield || bit0: 0=AllLines, 1=OneLine, bit4-25: Tag
 
| 0x4CC || InvalidateSamplerCache (???) || 1 || bitfield || bit0: 0=AllLines, 1=OneLine, bit4-25: Tag
 
|-
 
|-
Line 277: Line 277:  
|-
 
|-
 
| 0x4CE || InvalidateTextureDataCache (???) || 1 || bitfield || bit0: 0=AllLines, 1=OneLine, bit4-25: Tag
 
| 0x4CE || InvalidateTextureDataCache (???) || 1 || bitfield || bit0: 0=AllLines, 1=OneLine, bit4-25: Tag
−
|-
+
|- style="border-top: double"
 
| 0x4E0 || StencilEnable || 1 || bool ||
 
| 0x4E0 || StencilEnable || 1 || bool ||
−
|-
+
|- style="border-top: double"
 
| 0x4E5 || StencilFrontRefValue || 1 || ||
 
| 0x4E5 || StencilFrontRefValue || 1 || ||
 
|-
 
|-
Line 285: Line 285:  
|-
 
|-
 
| 0x4E7 || StencilFrontEnable || 1 || bool ||
 
| 0x4E7 || StencilFrontEnable || 1 || bool ||
−
|-
+
|- style="border-top: double"
 
| 0x4EC || LineWidthSmooth || 1 || float ||
 
| 0x4EC || LineWidthSmooth || 1 || float ||
 
|-
 
|-
 
| 0x4ED || LineWidthAliased || 1 || float ||
 
| 0x4ED || LineWidthAliased || 1 || float ||
−
|-
+
|- style="border-top: double"
 
| 0x50D || VertexBufferElementBase || 1 || uint ||
 
| 0x50D || VertexBufferElementBase || 1 || uint ||
−
|-
+
|- style="border-top: double"
 
| 0x519 || ZCullContextSave || 1 || trigger || 0 is written here to trigger ctx-save, uses ZCullContextStartAddr.
 
| 0x519 || ZCullContextSave || 1 || trigger || 0 is written here to trigger ctx-save, uses ZCullContextStartAddr.
−
|-
+
|- style="border-top: double"
 
| 0x51F || PolygonOffsetClamp0 || 1 || float ||
 
| 0x51F || PolygonOffsetClamp0 || 1 || float ||
−
|-
+
|- style="border-top: double"
 
| 0x540 || ZCullContextRestore || 1 || trigger || 0 is written here to trigger ctx-restore, uses ZCullContextStartAddr.
 
| 0x540 || ZCullContextRestore || 1 || trigger || 0 is written here to trigger ctx-restore, uses ZCullContextStartAddr.
−
|-
+
|- style="border-top: double"
 
| 0x546 || PointSize || 1 || float ||
 
| 0x546 || PointSize || 1 || float ||
−
|-
+
|- style="border-top: double"
 
| 0x54C || CounterReset || 1 || || Value written decides which counter to reset.
 
| 0x54C || CounterReset || 1 || || Value written decides which counter to reset.
 
|-
 
|-
 
| 0x54D || MultisampleEnable || 1 || ||
 
| 0x54D || MultisampleEnable || 1 || ||
−
|-
+
|- style="border-top: double"
 
| 0x54E || || 1 || bool || SetRenderTargets writes 0 here if an optional buffer is NULL.
 
| 0x54E || || 1 || bool || SetRenderTargets writes 0 here if an optional buffer is NULL.
 
|-
 
|-
 
| 0x54F || MultisampleControl || 1 || bool || bit0: AlphaToCoverageEnable, bit1+: ?
 
| 0x54F || MultisampleControl || 1 || bool || bit0: AlphaToCoverageEnable, bit1+: ?
−
|-
+
|- style="border-top: double"
 
| 0x554 || RenderEnableOffset || 2 || gpuva ||
 
| 0x554 || RenderEnableOffset || 2 || gpuva ||
−
|-
+
|- style="border-top: double"
 
| 0x556 || RenderEnableMode || 1 || enum || 0=False, 1=True, 2=Conditional, 3=RenderIfEqual, 4=RenderIfNotEqual,  
 
| 0x556 || RenderEnableMode || 1 || enum || 0=False, 1=True, 2=Conditional, 3=RenderIfEqual, 4=RenderIfNotEqual,  
 
|-
 
|-
Line 315: Line 315:  
|-
 
|-
 
| 0x558 || TexSamplerPoolMaximumIndex (???) || 1 || bitfield || Bit0-19: Maximum
 
| 0x558 || TexSamplerPoolMaximumIndex (???) || 1 || bitfield || Bit0-19: Maximum
−
|-
+
|- style="border-top: double"
 
| 0x55B || PolygonOffsetFactor || 1 || float ||
 
| 0x55B || PolygonOffsetFactor || 1 || float ||
−
|-
+
|- style="border-top: double"
 
| 0x55D || TexHeaderPoolOffset (???) || 2 || gpuva ||
 
| 0x55D || TexHeaderPoolOffset (???) || 2 || gpuva ||
−
|-
+
|- style="border-top: double"
 
| 0x55F || TexHeaderPoolMaximumIndex (???) || 1 || bitfield || Bit0-21: Maximum
 
| 0x55F || TexHeaderPoolMaximumIndex (???) || 1 || bitfield || Bit0-21: Maximum
−
|-
+
|- style="border-top: double"
 
| 0x56D || CsaaEnable || 1 || bool ||
 
| 0x56D || CsaaEnable || 1 || bool ||
−
|-
+
|- style="border-top: double"
 
| 0x56F || PolygonOffsetOffset || 1 || float || Float multiplied by 2 is written here.
 
| 0x56F || PolygonOffsetOffset || 1 || float || Float multiplied by 2 is written here.
−
|-
+
|- style="border-top: double"
 
| 0x574 || MultisampleMode || 1 || || Written by SetRenderTargets, possible values: 0, 2, 4, 5, 6.
 
| 0x574 || MultisampleMode || 1 || || Written by SetRenderTargets, possible values: 0, 2, 4, 5, 6.
−
|-
+
|- style="border-top: double"
 
| 0x57F || || 1 || || SetRenderTargets optionally writes 0 here.
 
| 0x57F || || 1 || || SetRenderTargets optionally writes 0 here.
 
|-
 
|-
 
| 0x580 || || 1 || || SetRenderTargets optionally writes 0 here.
 
| 0x580 || || 1 || || SetRenderTargets optionally writes 0 here.
−
|-
+
|- style="border-top: double"
 
| 0x582 || ProgramRegion (???) || 2 || gpuva ||
 
| 0x582 || ProgramRegion (???) || 2 || gpuva ||
−
|-
+
|- style="border-top: double"
 
| 0x591 || PrimitiveRestartEnable || 1 || bool ||
 
| 0x591 || PrimitiveRestartEnable || 1 || bool ||
 
|-
 
|-
 
| 0x592 || PrimitiveRestartIndex || 1 || uint ||
 
| 0x592 || PrimitiveRestartIndex || 1 || uint ||
−
|-
+
|- style="border-top: double"
 
| 0x599 || CubeMapInterFaceFiltering (???) || 1 || bitfield || Bit0-1: Mode (0=UseWrap, 1=OverrideWrap, 2=AutoSpanSeam, 3=AutoCrossSeam)
 
| 0x599 || CubeMapInterFaceFiltering (???) || 1 || bitfield || Bit0-1: Mode (0=UseWrap, 1=OverrideWrap, 2=AutoSpanSeam, 3=AutoCrossSeam)
−
|-
+
|- style="border-top: double"
 
| 0x5A4 || ShaderControl (???) || 1 || bitfield || Bit0: Partial (0=Zero, 1=Infinity), bit1: Fp32NanBehavior (0=Legacy, 1=Fp64Compatible), bit2: Fp32F21NanBehavior (0=PassZero, 1=PassIndefinite), bit16: ZeroTimesAnythingIsZero
 
| 0x5A4 || ShaderControl (???) || 1 || bitfield || Bit0: Partial (0=Zero, 1=Infinity), bit1: Fp32NanBehavior (0=Legacy, 1=Fp64Compatible), bit2: Fp32F21NanBehavior (0=PassZero, 1=PassIndefinite), bit16: ZeroTimesAnythingIsZero
 
|-
 
|-
Line 345: Line 345:  
|-
 
|-
 
| 0x5A6 || InvalidateShaderCachesNoWfi (???) || 1 || bitfield || Bit0: Instruction, bit4: GlobalData, bit8: Uniform, bit12: Constant
 
| 0x5A6 || InvalidateShaderCachesNoWfi (???) || 1 || bitfield || Bit0: Instruction, bit4: GlobalData, bit8: Uniform, bit12: Constant
−
|-
+
|- style="border-top: double"
 
| 0x5F2 || DrawElementsIndirectAddr || 2 || gpuva || TODO
 
| 0x5F2 || DrawElementsIndirectAddr || 2 || gpuva || TODO
−
|-
+
|- style="border-top: double"
 
| 0x5F6 || DrawElementsIndirectFlag? || 1 || bool || TODO
 
| 0x5F6 || DrawElementsIndirectFlag? || 1 || bool || TODO
−
|-
+
|- style="border-top: double"
 
| 0x620+N || VertexStreamNEnableDivisor || bool || n=0...15.
 
| 0x620+N || VertexStreamNEnableDivisor || bool || n=0...15.
−
|-
+
|- style="border-top: double"
 
| 0x646 || PolygonCullFaceEnable || 1 || bool ||
 
| 0x646 || PolygonCullFaceEnable || 1 || bool ||
 
|-
 
|-
Line 357: Line 357:  
|-
 
|-
 
| 0x648 || PolygonCullFaceConfig || 1 || bitfield || TODO: 0x404/0x405/0x408
 
| 0x648 || PolygonCullFaceConfig || 1 || bitfield || TODO: 0x404/0x405/0x408
−
|-
+
|- style="border-top: double"
 
| 0x651 || RenderEnableOverride || 1 || bitfield || Bit0-1: 0=UseRenderEnable, 1=AlwaysRender, 2=NeverRender
 
| 0x651 || RenderEnableOverride || 1 || bitfield || Bit0-1: 0=UseRenderEnable, 1=AlwaysRender, 2=NeverRender
−
|-
+
|- style="border-top: double"
 
| 0x64C || InvalidateConstantBufferCache (???) || 1 || bitfield || Bit0: ThruL2
 
| 0x64C || InvalidateConstantBufferCache (???) || 1 || bitfield || Bit0: ThruL2
−
|-
+
|- style="border-top: double"
 
| 0x64F || DepthClamp || 1 || || TODO: 0x101A is written when enabled, 0x181D when disabled.
 
| 0x64F || DepthClamp || 1 || || TODO: 0x101A is written when enabled, 0x181D when disabled.
−
|-
+
|- style="border-top: double"
 
| 0x66F || DepthBoundsEnable || 1 || bool ||
 
| 0x66F || DepthBoundsEnable || 1 || bool ||
−
|-
+
|- style="border-top: double"
 
| 0x671 || ColorLogicOpEnable || 1 || bool || Used for all LogicOps except 3.
 
| 0x671 || ColorLogicOpEnable || 1 || bool || Used for all LogicOps except 3.
 
|-
 
|-
 
| 0x672 || ColorLogicOpType || 1 || bitfield || Bit0-7: LogicOp, bit8-15: unknown, always 0x15.
 
| 0x672 || ColorLogicOpType || 1 || bitfield || Bit0-7: LogicOp, bit8-15: unknown, always 0x15.
−
|-
+
|- style="border-top: double"
 +
| 0x689 || SetSpare (???) || 1 || uint[4] ||
 +
|- style="border-top: double"
 
| 0x68B || PipeNop || 1 || trigger || Always 0 is written here. During zcull ctx-save, spammed when enabling raster, ...
 
| 0x68B || PipeNop || 1 || trigger || Always 0 is written here. During zcull ctx-save, spammed when enabling raster, ...
−
|-
+
|- style="border-top: double"
−
| 0x689 || SetSpare (???) || 1 || uint[4] ||
  −
|-
   
| 0x6C0 || ReportSemaphoreOffset || 2 || gpuva ||
 
| 0x6C0 || ReportSemaphoreOffset || 2 || gpuva ||
−
|-
+
|- style="border-top: double"
 
| 0x6C2 || ReportSemaphorePayload || 1 || || 0 is written here during most queries.
 
| 0x6C2 || ReportSemaphorePayload || 1 || || 0 is written here during most queries.
 
|-
 
|-
 
| 0x6C3 || ReportSemaphoreControl || 1 || bitfield || Bit0-1: Operation (0=Release, 3=Trap), bit2: FlushDisable, bit20: AwakenEnable, bit28: StructureSize (0=FourWords, 1=OneWord)
 
| 0x6C3 || ReportSemaphoreControl || 1 || bitfield || Bit0-1: Operation (0=Release, 3=Trap), bit2: FlushDisable, bit20: AwakenEnable, bit28: StructureSize (0=FourWords, 1=OneWord)
−
|-
+
|- style="border-top: double"
−
| 0x700+4*N || VertexStreamNStride || 1 || uint || Bit0-11: Stride. TODO: This has more stuff according to nouveau
+
| 0x700+4*N || VertexStreamNStride || 1 || uint || Bit0-11: Stride. TODO: This has more stuff according to nouveau. n=0..31
 
|-
 
|-
 
| 0x701+4*N || VertexBufferStartAddr || 2 || gpuva || TODO: Incorrecto
 
| 0x701+4*N || VertexBufferStartAddr || 2 || gpuva || TODO: Incorrecto
Line 388: Line 388:  
| 0x7C0+2*N || VertexBufferEndAddr || 2 || gpuva ||
 
| 0x7C0+2*N || VertexBufferEndAddr || 2 || gpuva ||
 
|-
 
|-
−
| 0x781+8*N || BlendNRgbEquation || 1 || bitfield || Bit0-2: BlendEquation
+
| 0x781+8*N || BlendNRgbEquation || 1 || bitfield || Bit0-2: BlendEquation.
 
|-
 
|-
 
| 0x782+8*N || BlendNRgbFunctionSrc || 1 || bitfield || Bit0-4: ?, bit14-15: ?
 
| 0x782+8*N || BlendNRgbFunctionSrc || 1 || bitfield || Bit0-4: ?, bit14-15: ?
Line 399: Line 399:  
|-
 
|-
 
| 0x786+8*N || BlendNAlphaFunctionDst || 1 || bitfield || Bit0-4: ?, bit14-15: ?
 
| 0x786+8*N || BlendNAlphaFunctionDst || 1 || bitfield || Bit0-4: ?, bit14-15: ?
−
|-
+
|- style="border-top: double"
 
| 0x820 || || 1 || || BindProgram writes here.
 
| 0x820 || || 1 || || BindProgram writes here.
 
|-
 
|-
 
| 0x821 || || 1 || || BindProgram writes here.
 
| 0x821 || || 1 || || BindProgram writes here.
−
|-
+
|- style="border-top: double"
 
| 0x830 || || 1 || || BindProgram writes here.
 
| 0x830 || || 1 || || BindProgram writes here.
−
|-
+
|- style="border-top: double"
 
| 0x840 || || 1 || || BindProgram writes here.
 
| 0x840 || || 1 || || BindProgram writes here.
−
|-
+
|- style="border-top: double"
 
| 0x850 || || 1 || || BindProgram writes here.
 
| 0x850 || || 1 || || BindProgram writes here.
−
|-
+
|- style="border-top: double"
 
| 0x8E0 || ConstantBufferSelectorSize || 1 || uint || Bit0-16: Size
 
| 0x8E0 || ConstantBufferSelectorSize || 1 || uint || Bit0-16: Size
 
|-
 
|-
 
| 0x8E1 || ConstantBufferSelectorAddr || 2 || gpuva ||
 
| 0x8E1 || ConstantBufferSelectorAddr || 2 || gpuva ||
−
|-
+
|- style="border-top: double"
 
| 0x8E3 || LoadConstantBufferOffset || 1 || uint || Bit0-15: Offset. BindImage writes "8*i + 0x120" here. BindSeparateSampler writes "8*i + 0x568" here. BindSeparateTexture uses "8*i + 0x168". BindTexture uses 8*i + 32. TODO: BindStorageBuffer, UpdateUniformBuffer, etc
 
| 0x8E3 || LoadConstantBufferOffset || 1 || uint || Bit0-15: Offset. BindImage writes "8*i + 0x120" here. BindSeparateSampler writes "8*i + 0x568" here. BindSeparateTexture uses "8*i + 0x168". BindTexture uses 8*i + 32. TODO: BindStorageBuffer, UpdateUniformBuffer, etc
 
|-
 
|-
 
| 0x8E4 || LoadConstantBuffer || 1 || uint[16] ||
 
| 0x8E4 || LoadConstantBuffer || 1 || uint[16] ||
−
|-
+
|- style="border-top: double"
 
| 0x904 || UniformBuffer0_Control || 1 || ||
 
| 0x904 || UniformBuffer0_Control || 1 || ||
−
|-
+
|- style="border-top: double"
 
| 0x90C || UniformBuffer3_Control || 1 || ||
 
| 0x90C || UniformBuffer3_Control || 1 || ||
−
|-
+
|- style="border-top: double"
 
| 0x914 || UniformBuffer4_Control || 1 || ||
 
| 0x914 || UniformBuffer4_Control || 1 || ||
−
|-
+
|- style="border-top: double"
 
| 0x91C || UniformBuffer2_Control || 1 || ||
 
| 0x91C || UniformBuffer2_Control || 1 || ||
−
|-
+
|- style="border-top: double"
 
| 0x924 || UniformBuffer1_Control || 1 || ||
 
| 0x924 || UniformBuffer1_Control || 1 || ||
−
|-
+
|- style="border-top: double"
 
| 0xD00 || MmeShadowScratch || uint[0x80] || 128 ||
 
| 0xD00 || MmeShadowScratch || uint[0x80] || 128 ||
−
|-
+
|- style="border-top: double"
 
| 0xE00+N*2 || MmeMacroNCall || 1 || ? || n=0..0x7f
 
| 0xE00+N*2 || MmeMacroNCall || 1 || ? || n=0..0x7f
 
|-
 
|-
Retrieved from "https://switchbrew.org/wiki/Special:MobileDiff/4398"