Tegra X1: Difference between revisions
Jiangjianjun (talk | contribs) Tegra X1 SOC |
Souldbminer (talk | contribs) No edit summary |
||
| (6 intermediate revisions by 4 users not shown) | |||
| Line 1: | Line 1: | ||
NVIDIA Tegra X1 SoC Specifications | NVIDIA Tegra X1/X1+ SoC Specifications | ||
Process node | |||
* Tegra X1 is made on a 20nm process | |||
* Tegra X1+ is made on a 16nm process | |||
CPU | CPU | ||
* Quad 64-bit A57 cores + Quad 64-bit A53 cores | * Quad 64-bit A57 "Atlas" cores + Quad 64-bit A53 "Apollo" cores | ||
Cache | Cache | ||
| Line 9: | Line 13: | ||
Memory Frequency | Memory Frequency | ||
* LPDDR3, LPDDR4-1600, 64-bit (25.6 GB/s) | * X1 supports LPDDR3, LPDDR4-1600, 64-bit (~25.6 GB/s) | ||
* X1+ also supports LPDDR4X-2133, 64 Bit (~31.8 GB/s) per subpartition | |||
Memory Size | Memory Size | ||
* Up to | * Up to 8 GB (Regular) and 16 GB (Swiss-Cheese) | ||
GPU | GPU | ||
| Line 34: | Line 39: | ||
* Storage interface e-MMC 5.1 (HS533), CMD Queuing | * Storage interface e-MMC 5.1 (HS533), CMD Queuing | ||
Tegra X1 TRM datasheet | |||
* | * https://developer.nvidia.com/embedded/downloads#?search=X1 (2977 pages, requires free Nvidia developer account) | ||
* There is no available TRM for the Tegra X1+ | |||