Difference between revisions of "Thread Local Region"
Jump to navigation
Jump to search
(Created page with "This is the 0x200-byte thread-local-storage, the base address is loaded via ARM threadid register tpidrro_el0. == Structure == {| class="wikitable" border="1" |- ! Offset !...") |
|||
Line 20: | Line 20: | ||
| 0x8 | | 0x8 | ||
| Address of threadctx+0x58. | | Address of threadctx+0x58. | ||
+ | |} | ||
+ | |||
+ | == Userland context == | ||
+ | This is the structure of the 0x228-byte threadctx used by official userland software. | ||
+ | |||
+ | {| class="wikitable" border="1" | ||
+ | |- | ||
+ | ! Offset | ||
+ | ! Size | ||
+ | ! Description | ||
+ | |- | ||
+ | | 0x0 | ||
+ | | 0xA8 | ||
+ | | ? | ||
+ | |- | ||
+ | | 0xA8 | ||
+ | | 0x8 | ||
+ | | Address of the stack-bottom-mirror which the thread was created with. | ||
+ | |- | ||
+ | | 0xB0 | ||
+ | | 0x8 | ||
+ | | Size of the stack. | ||
+ | |- | ||
+ | | 0xB8 | ||
+ | | 0x178 | ||
+ | | ? | ||
|} | |} |
Revision as of 03:50, 21 August 2017
This is the 0x200-byte thread-local-storage, the base address is loaded via ARM threadid register tpidrro_el0.
Structure
Offset | Size | Description |
---|---|---|
0x0 | 0x100 | IPC command buffer |
0x100 | 0xF8 | ? |
0x1F8 | 0x8 | Address of threadctx+0x58. |
Userland context
This is the structure of the 0x228-byte threadctx used by official userland software.
Offset | Size | Description |
---|---|---|
0x0 | 0xA8 | ? |
0xA8 | 0x8 | Address of the stack-bottom-mirror which the thread was created with. |
0xB0 | 0x8 | Size of the stack. |
0xB8 | 0x178 | ? |