Switch 2: Tegra T239: Difference between revisions
Created page with "The NVIDIA T239 is a custom SoC designed to Nintendo's specifications. It has many aspects in common with the T234 SoC found in NVIDIA Orin products. == Specifications == {| class="wikitable" |+ !Component !Description |- |CPU |Eight 64-bit ARM Cortex [https://developer.arm.com/Processors/Cortex-A78C A78C] cores |- |Cache |4 MB Shared L3 Cache, 256KB L2 Cache per core, 64KB/64KB (I/D) L1 Cache per core |- |Memory Bus |LPDDR5X-3200, 128-bit (102 GB/s) |- |Memory Size |12..." |
Moved to page Security_Mitigations. |
||
| (3 intermediate revisions by the same user not shown) | |||
| Line 36: | Line 36: | ||
There is no memory authentication, however. So in the event of external memory tampering, the CPU will read back garbled plaintext (effectively, random bytes). Although, it should in principle be possible to "replay" earlier values from a particular address. | There is no memory authentication, however. So in the event of external memory tampering, the CPU will read back garbled plaintext (effectively, random bytes). Although, it should in principle be possible to "replay" earlier values from a particular address. | ||