Changes

229 bytes added ,  15:52, 21 August 2024
Line 17: Line 17:     
= Pinout =
 
= Pinout =
Note: Pins 1 and 2 act as one when receiving data from the chip.
+
Note: Pins 1 and 2 act as one when receiving data from the ASIC chip.
    
[[File:Gamecard-pinout.png|400px]]
 
[[File:Gamecard-pinout.png|400px]]
Line 115: Line 115:     
All IO use 1.8V for logic HIGH and 0V for logic LOW.
 
All IO use 1.8V for logic HIGH and 0V for logic LOW.
 +
 +
Data pins are approximately 0.75mm in width and are in order of length: 9mm (pin 16), 8mm (pins 17, 5), 6mm (pins 1&2) 3mm (pins 3, 4, 6, 7, 9, 10, 12, 13, 14, 15).
    
= Slot Pinout =
 
= Slot Pinout =
Line 147: Line 149:  
|-
 
|-
 
| 8
 
| 8
| VCC 3.3v
+
| VCC 3.1v
 
|-
 
|-
 
| 9
 
| 9
Line 195: Line 197:  
: Uses package: LGA, TSOP-48
 
: Uses package: LGA, TSOP-48
 
: Uses card id: 0xC2
 
: Uses card id: 0xC2
 +
 
;Lapis
 
;Lapis
 
: Uses package: LGA, TSOP-48
 
: Uses package: LGA, TSOP-48
 
: Uses card id: 0xAE
 
: Uses card id: 0xAE
 +
 +
;LSI Logic (?)
 +
: Uses package: LGA
 +
: Uses card id: 0x36